main
Ray Publish 0.1.0 dc42e47 8d ago

MC74HC4051ADTR2G

onsemi · Signal Switches, Multiplexers, Decoders · TSSOP-16

MC74HC4051ADTR2G from onsemi, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 X4 passive Analog input/output channel X4, connected to the Common X pin when selected; analog voltage must stay between VEE and VCC.
2 X6 passive Analog input/output channel X6, connected to the Common X pin when selected; analog voltage must stay between VEE and VCC.
3 X passive Common analog output/input that connects to the selected channel X0 to X7; analog voltage must stay between VEE and VCC.
4 X7 passive Analog input/output channel X7, connected to the Common X pin when selected; analog voltage must stay between VEE and VCC.
5 X5 passive Analog input/output channel X5, connected to the Common X pin when selected; analog voltage must stay between VEE and VCC.
6 Enable input Active-high disable input: when HIGH all analog switches are turned off; it must be held at GND or VCC.
7 VEE power_in Negative DC supply, specified from −6.0 V to GND, with VEE ≤ GND and VCC − VEE = 2.0 to 12.0 V.
8 GND power_in Ground reference for the digital control inputs, with VCC − GND = 2.0 to 6.0 V.
9 C input Channel-select input C, which together with A and B selects the analog channel; it must be driven at VCC or GND logic levels.
10 B input Channel-select input B, which together with A and C selects the analog channel; it must be driven at VCC or GND logic levels.
11 A input Channel-select input A, which together with B and C selects the analog channel; it must be driven at VCC or GND logic levels.
12 X3 passive Analog input/output channel X3, connected to the Common X pin when selected; analog voltage must stay between VEE and VCC.
13 X0 passive Analog input/output channel X0, connected to the Common X pin when selected; analog voltage must stay between VEE and VCC.
14 X1 passive Analog input/output channel X1, connected to the Common X pin when selected; analog voltage must stay between VEE and VCC.
15 X2 passive Analog input/output channel X2, connected to the Common X pin when selected; analog voltage must stay between VEE and VCC.
16 VCC power_in Positive DC supply, specified from 2.0 to 6.0 V referenced to GND and 2.0 to 12.0 V referenced to VEE.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Positive DC Supply Voltage (Referenced to GND), recommended VCC 2 6 V Referenced to GND 4
Positive DC Supply Voltage (Referenced to VEE), recommended VCC 2 12 V Referenced to VEE 4
Negative DC Supply Voltage, Output (Referenced to GND), recommended VEE -6 V 4
Static or Dynamic Voltage Across Switch, recommended VIO 1.2 V 4
Operating Temperature Range, All Package Types TA -55 125 °C 4
Input Rise/Fall Time (Channel Select or Enable Inputs) tr, tf 0 1000 ns VCC = 2.0 V 4
Input Rise/Fall Time (Channel Select or Enable Inputs) tr, tf 0 600 ns VCC = 3.0 V 4
Input Rise/Fall Time (Channel Select or Enable Inputs) tr, tf 0 500 ns VCC = 4.5 V 4
Input Rise/Fall Time (Channel Select or Enable Inputs) tr, tf 0 400 ns VCC = 6.0 V 4
Positive DC Supply Voltage (Referenced to GND), absolute maximum VCC -0.5 7 V Referenced to GND 3
Positive DC Supply Voltage (Referenced to VEE), absolute maximum VCC -0.5 14 V Referenced to VEE 3
Negative DC Supply Voltage (Referenced to GND), absolute maximum VEE -7 5 V Referenced to GND 3
Digital Input Voltage (Referenced to GND), absolute maximum Vin -0.5 V Printed maximum is VCC + 0.5 3
DC Current, Into or Out of Any Pin I -25 25 mA 3
Power Dissipation in Still Air, TSSOP Package PD 450 mW Still air, TSSOP package 3
Storage Temperature Range Tstg -65 150 °C 3
Lead Temperature, SOIC or TSSOP Package TL 260 °C 1 mm from case for 10 seconds 3
Minimum High-Level Input Voltage, Channel-Select or Enable Inputs VIH 1.5 V VCC 2.0 V; VEE = GND; Ron = Per Spec; same value in all temperature columns (−55 to 125°C) 4
Minimum High-Level Input Voltage, Channel-Select or Enable Inputs VIH 2.1 V VCC 3.0 V; VEE = GND; Ron = Per Spec; same value in all temperature columns (−55 to 125°C) 4
Minimum High-Level Input Voltage, Channel-Select or Enable Inputs VIH 3.15 V VCC 4.5 V; VEE = GND; Ron = Per Spec; same value in all temperature columns (−55 to 125°C) 4
Minimum High-Level Input Voltage, Channel-Select or Enable Inputs VIH 4.2 V VCC 6.0 V; VEE = GND; Ron = Per Spec; same value in all temperature columns (−55 to 125°C) 4
Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs VIL 0.5 V VCC 2.0 V; VEE = GND; Ron = Per Spec; same value in all temperature columns (−55 to 125°C) 4
Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs VIL 0.9 V VCC 3.0 V; VEE = GND; Ron = Per Spec; same value in all temperature columns (−55 to 125°C) 4
Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs VIL 1.35 V VCC 4.5 V; VEE = GND; Ron = Per Spec; same value in all temperature columns (−55 to 125°C) 4
Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs VIL 1.8 V VCC 6.0 V; VEE = GND; Ron = Per Spec; same value in all temperature columns (−55 to 125°C) 4
Maximum Input Leakage Current, Channel-Select or Enable Inputs Iin -0.1 0.1 µA Vin = VCC or GND; VEE = −6.0 V; VCC 6.0 V; −55 to 25°C 4
Maximum Input Leakage Current, Channel-Select or Enable Inputs Iin -1 1 µA Vin = VCC or GND; VEE = −6.0 V; VCC 6.0 V; ≤85°C 4
Maximum Quiescent Supply Current (per Package) ICC 1 µA Channel Select, Enable and VIS = VCC or GND; VEE = GND; VIO = 0 V; VCC 6.0 V (first printed set, temperature mapping unclear) 4
Maximum Quiescent Supply Current (per Package) ICC 4 µA Channel Select, Enable and VIS = VCC or GND; VEE = GND; VIO = 0 V; VCC 6.0 V (first printed set, temperature mapping unclear) 4
Maximum Quiescent Supply Current (per Package) ICC 10 µA Channel Select, Enable and VIS = VCC or GND; VEE = GND; VIO = 0 V; VCC 6.0 V (first printed set, temperature mapping unclear) 4
Maximum Quiescent Supply Current (per Package) ICC 40 µA Channel Select, Enable and VIS = VCC or GND; VIO = 0 V; VEE = −6.0 V; VCC 6.0 V (second printed set, temperature mapping unclear) 4
Maximum Quiescent Supply Current (per Package) ICC 20 µA Channel Select, Enable and VIS = VCC or GND; VIO = 0 V; VEE = −6.0 V; VCC 6.0 V (second printed set, temperature mapping unclear) 4
Maximum Quiescent Supply Current (per Package) ICC 80 µA Channel Select, Enable and VIS = VCC or GND; VIO = 0 V; VEE = −6.0 V; VCC 6.0 V (second printed set, temperature mapping unclear) 4
Maximum On-Resistance, VIS = VCC to VEE Ron 190 Ω Vin = VIL or VIH; VIS = VCC to VEE; IS ≤ 2.0 mA; VCC 4.5 V, VEE 0.0 V; −55 to 25°C 5
Maximum On-Resistance, VIS = VCC to VEE Ron 240 Ω Vin = VIL or VIH; VIS = VCC to VEE; IS ≤ 2.0 mA; VCC 4.5 V, VEE 0.0 V; ≤85°C 5
Maximum On-Resistance, VIS = VCC to VEE Ron 280 Ω Vin = VIL or VIH; VIS = VCC to VEE; IS ≤ 2.0 mA; VCC 4.5 V, VEE 0.0 V; ≤125°C 5
Maximum On-Resistance, VIS = VCC to VEE Ron 120 Ω Vin = VIL or VIH; VIS = VCC to VEE; IS ≤ 2.0 mA; VCC 4.5 V, VEE −4.5 V; −55 to 25°C 5
Maximum On-Resistance, VIS = VCC to VEE Ron 150 Ω Vin = VIL or VIH; VIS = VCC to VEE; IS ≤ 2.0 mA; VCC 4.5 V, VEE −4.5 V; ≤85°C 5
Maximum On-Resistance, VIS = VCC to VEE Ron 170 Ω Vin = VIL or VIH; VIS = VCC to VEE; IS ≤ 2.0 mA; VCC 4.5 V, VEE −4.5 V; ≤125°C 5
Maximum On-Resistance, VIS = VCC to VEE Ron 100 Ω Vin = VIL or VIH; VIS = VCC to VEE; IS ≤ 2.0 mA; VCC 6.0 V, VEE −6.0 V; −55 to 25°C 5
Maximum On-Resistance, VIS = VCC to VEE Ron 125 Ω Vin = VIL or VIH; VIS = VCC to VEE; IS ≤ 2.0 mA; VCC 6.0 V, VEE −6.0 V; ≤85°C 5
Maximum On-Resistance, VIS = VCC to VEE Ron 140 Ω Vin = VIL or VIH; VIS = VCC to VEE; IS ≤ 2.0 mA; VCC 6.0 V, VEE −6.0 V; ≤125°C 5
Maximum Off-Channel Leakage Current, Any One Channel Ioff 0.1 µA Vin = VIL or VIH; VIO = VCC − VEE; Switch Off (Figure 3); VCC 6.0 V, VEE −6.0 V; −55 to 25°C 5
Maximum Off-Channel Leakage Current, Any One Channel Ioff 0.5 µA Vin = VIL or VIH; VIO = VCC − VEE; Switch Off (Figure 3); VCC 6.0 V, VEE −6.0 V; ≤85°C 5
Maximum Off-Channel Leakage Current, Any One Channel Ioff 1 µA Vin = VIL or VIH; VIO = VCC − VEE; Switch Off (Figure 3); VCC 6.0 V, VEE −6.0 V; ≤125°C 5
Maximum Off-Channel Leakage Current, Common Channel (HC4051A) Ioff 0.2 µA Vin = VIL or VIH; VIO = VCC − VEE; Switch Off (Figure 4); VCC 6.0 V, VEE −6.0 V; −55 to 25°C 5
Maximum Off-Channel Leakage Current, Common Channel (HC4051A) Ioff 2 µA Vin = VIL or VIH; VIO = VCC − VEE; Switch Off (Figure 4); VCC 6.0 V, VEE −6.0 V; ≤85°C 5
Maximum Off-Channel Leakage Current, Common Channel (HC4051A) Ioff 4 µA Vin = VIL or VIH; VIO = VCC − VEE; Switch Off (Figure 4); VCC 6.0 V, VEE −6.0 V; ≤125°C 5
Maximum On-Channel Leakage Current, Channel-to-Channel (HC4051A) Ion 0.2 µA Vin = VIL or VIH; Switch-to-Switch = VCC − VEE (Figure 5); VCC 6.0 V, VEE −6.0 V; −55 to 25°C 5
Maximum On-Channel Leakage Current, Channel-to-Channel (HC4051A) Ion 2 µA Vin = VIL or VIH; Switch-to-Switch = VCC − VEE (Figure 5); VCC 6.0 V, VEE −6.0 V; ≤85°C 5
Maximum On-Channel Leakage Current, Channel-to-Channel (HC4051A) Ion 4 µA Vin = VIL or VIH; Switch-to-Switch = VCC − VEE (Figure 5); VCC 6.0 V, VEE −6.0 V; ≤125°C 5
Maximum Propagation Delay, Channel-Select to Analog Output tPLH, tPHL 270 ns CL = 50 pF, Input tr = tf = 6 ns; VCC 2.0 V; −55 to 25°C (Figure 9) 5
Maximum Propagation Delay, Channel-Select to Analog Output tPLH, tPHL 320 ns CL = 50 pF, Input tr = tf = 6 ns; VCC 2.0 V; ≤85°C (Figure 9) 5
Maximum Propagation Delay, Channel-Select to Analog Output tPLH, tPHL 350 ns CL = 50 pF, Input tr = tf = 6 ns; VCC 2.0 V; ≤125°C (Figure 9) 5
Maximum Propagation Delay, Channel-Select to Analog Output tPLH, tPHL 45 ns CL = 50 pF, Input tr = tf = 6 ns; VCC 6.0 V; −55 to 25°C (Figure 9) 5
Maximum Propagation Delay, Channel-Select to Analog Output tPLH, tPHL 65 ns CL = 50 pF, Input tr = tf = 6 ns; VCC 6.0 V; ≤85°C (Figure 9) 5
Maximum Propagation Delay, Channel-Select to Analog Output tPLH, tPHL 75 ns CL = 50 pF, Input tr = tf = 6 ns; VCC 6.0 V; ≤125°C (Figure 9) 5

CAD (KiCad official)

  • Symbol: MC74HC4051ADTR2G
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: mc74hc4051adtr2g-etched.step / mc74hc4051adtr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc74hc4051adtr2g.step / mc74hc4051adtr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (17 pp, sha256 a6f0761b992c3b16, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF