main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs mc74hc1g14dft2g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
mc74hc1g14dft2g-etched.fit.json mc74hc1g14dft2g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
mc74hc1g14dft2g-etched.glb mc74hc1g14dft2g: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray
mc74hc1g14dft2g-etched.step mc74hc1g14dft2g: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray
mc74hc1g14dft2g.glb Publish 0.1.0 · Ray
mc74hc1g14dft2g.kicad_mod Publish 0.1.0 · Ray
mc74hc1g14dft2g.kicad_sym Publish 0.1.0 · Ray
mc74hc1g14dft2g.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
mc74hc1g14dft2g.step Publish 0.1.0 · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json mc74hc1g14dft2g: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray
README.md mc74hc1g14dft2g: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

MC74HC1G14DFT2G

onsemi · Inverters · SOT-353

MC74HC1G14DFT2G from onsemi, in a SOT-353. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection. Leave floating or tie to a stable potential per board practice.
2 IN A input Schmitt-trigger inverter input. VT+ = 2.86 V typ and VT- = 1.35 V typ at VCC = 4.5 V, providing 0.67 V typical hysteresis for noise-immune slow/noisy edge conditioning.
3 GND power_in Ground return (0 V) for the device.
4 OUT Y output Inverted CMOS push-pull output. Drives IOH = IOL = 2.0 mA (VCC = 4.5 V) with balanced tPLH/tPHL; logic-high when input is below VT-, logic-low when input is above VT+.
5 VCC power_in Positive supply, recommended operating range 2.0 V to 6.0 V (absolute max 7.0 V). Quiescent ICC = 1.0 uA typ at TA = 25 C.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOT-353
Category Logic
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • MC74HC1G14DFT2GDFT1G
  • MC74HC1G14DFT2G
  • MC74HC1G14DFT2GDTT1G

CAD (KiCad official)

  • Symbol: MC74HC1G14DFT2G
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SOT-353 (KiCad packages3D, STEP)
  • 3D model files: mc74hc1g14dft2g-etched.step / mc74hc1g14dft2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc74hc1g14dft2g.step / mc74hc1g14dft2g.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
mc74hc1g14dft2g.step 87 KB You want the bare part, or you mark your own boards.
mc74hc1g14dft2g-etched.step 2.2 MB You want the part with MC74HC1G14DFT2G already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 570 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (6 pp, sha256 a7de3e8aaebe18e3, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF