component
MC74HC151ADTR2G
Public Made by Adomby adom
onsemi Signal Switches, Multiplexers, Decoders, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 7d ago |
| viewers | 7d ago |
| mc74hc151adtr2g-etched.glb | 7d ago |
| mc74hc151adtr2g-etched.step | 7d ago |
| mc74hc151adtr2g-hero.glb | 7d ago |
| mc74hc151adtr2g-hero.overlay.json | 7d ago |
| mc74hc151adtr2g.glb | 7d ago |
| mc74hc151adtr2g.kicad_mod | 7d ago |
| mc74hc151adtr2g.kicad_sym | 7d ago |
| mc74hc151adtr2g.lbr | 7d ago |
| mc74hc151adtr2g.step | 7d ago |
| package.json | 7d ago |
| page.json | 7d ago |
| README.md | 7d ago |
MC74HC151ADTR2G
onsemi · Signal Switches, Multiplexers, Decoders · TSSOP-16
MC74HC151ADTR2G from onsemi, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | D3 | input | Data input 3, one of eight binary data inputs selectable to appear at the outputs. |
| 2 | D2 | input | Data input 2, one of eight binary data inputs selectable to appear at the outputs. |
| 3 | D1 | input | Data input 1, one of eight binary data inputs selectable to appear at the outputs. |
| 4 | D0 | input | Data input 0, one of eight binary data inputs selectable to appear at the outputs. |
| 5 | Y | output | True (non-inverted) data output of the selected input; forced low when Strobe is high. |
| 6 | Y̅ | output | Complemented data output of the selected input; forced high when Strobe is high. |
| 7 | STROBE | input | Strobe input that must be low for the selected data to appear at the outputs; when high, Y is forced low and Y̅ forced high. |
| 8 | GND | power_in | Ground, 0 V reference for the device. |
| 9 | A2 | input | Address input 2 (MSB), part of the binary address selecting the data input per the function table. |
| 10 | A1 | input | Address input 1, part of the binary address selecting the data input per the function table. |
| 11 | A0 | input | Address input 0 (LSB), part of the binary address selecting the data input per the function table. |
| 12 | D7 | input | Data input 7, one of eight binary data inputs selectable to appear at the outputs. |
| 13 | D6 | input | Data input 6, one of eight binary data inputs selectable to appear at the outputs. |
| 14 | D5 | input | Data input 5, one of eight binary data inputs selectable to appear at the outputs. |
| 15 | D4 | input | Data input 4, one of eight binary data inputs selectable to appear at the outputs. |
| 16 | VCC | power_in | Positive supply voltage, recommended 2.0 to 6.0 V (absolute maximum 7.0 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | TSSOP-16 |
| Category | Logic |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC Supply Voltage (Referenced to GND) | VCC | 2 | 6 | V | Referenced to GND | 2 | |
| DC Input Voltage (Referenced to GND) | Vin | 0 | V | Referenced to GND; printed max is VCC | 2 | ||
| DC Output Voltage (Referenced to GND) | Vout | 0 | V | Referenced to GND; printed max is VCC | 2 | ||
| Operating Temperature, All Package Types | TA | -55 | 125 | °C | All package types | 2 | |
| Input Rise and Fall Time | tr, tf | 0 | 1000 | ns | VCC = 2.0 V (Figure 2) | 2 | |
| Input Rise and Fall Time | tr, tf | 0 | 500 | ns | VCC = 4.5 V (Figure 2) | 2 | |
| Input Rise and Fall Time | tr, tf | 0 | 400 | ns | VCC = 6.0 V (Figure 2) | 2 | |
| DC Supply Voltage (Referenced to GND) | VCC | -0.5 | 7 | V | Referenced to GND | 2 | |
| DC Input Voltage (Referenced to GND) | Vin | -0.5 | V | Referenced to GND; printed max is VCC + 0.5 V | 2 | ||
| DC Output Voltage (Referenced to GND) | Vout | -0.5 | V | Referenced to GND; printed max is VCC + 0.5 V | 2 | ||
| DC Input Current, per Pin | Iin | -20 | 20 | mA | per pin | 2 | |
| DC Output Current, per Pin | Iout | -25 | 25 | mA | per pin | 2 | |
| DC Supply Current, VCC and GND Pins | ICC | -50 | 50 | mA | VCC and GND pins | 2 | |
| Power Dissipation in Still Air | PD | 500 | mW | SOIC package, still air | 2 | ||
| Storage Temperature | Tstg | -65 | 150 | °C | 2 | ||
| Minimum High-Level Input Voltage | VIH | 1.5 | V | VCC = 2.0 V; Vout = 0.1 V or VCC − 0.1 V; /Iout/ ≤ 20 µA | 2 | ||
| Minimum High-Level Input Voltage | VIH | 3.15 | V | VCC = 4.5 V; Vout = 0.1 V or VCC − 0.1 V; /Iout/ ≤ 20 µA | 2 | ||
| Minimum High-Level Input Voltage | VIH | 4.2 | V | VCC = 6.0 V; Vout = 0.1 V or VCC − 0.1 V; /Iout/ ≤ 20 µA | 2 | ||
| Maximum Low-Level Input Voltage | VIL | 0.3 | V | VCC = 2.0 V; Vout = 0.1 V or VCC − 0.1 V; /Iout/ ≤ 20 µA | 2 | ||
| Maximum Low-Level Input Voltage | VIL | 0.9 | V | VCC = 4.5 V; Vout = 0.1 V or VCC − 0.1 V; /Iout/ ≤ 20 µA | 2 | ||
| Maximum Low-Level Input Voltage | VIL | 1.2 | V | VCC = 6.0 V; Vout = 0.1 V or VCC − 0.1 V; /Iout/ ≤ 20 µA | 2 | ||
| Minimum High-Level Output Voltage | VOH | 1.9 | V | VCC = 2.0 V; Vin = VIH or VIL; /Iout/ ≤ 20 µA | 2 | ||
| Minimum High-Level Output Voltage | VOH | 4.4 | V | VCC = 4.5 V; Vin = VIH or VIL; /Iout/ ≤ 20 µA | 2 | ||
| Minimum High-Level Output Voltage | VOH | 5.9 | V | VCC = 6.0 V; Vin = VIH or VIL; /Iout/ ≤ 20 µA | 2 | ||
| Minimum High-Level Output Voltage | VOH | 3.98 | V | VCC = 4.5 V; Vin = VIH; /Iout/ ≤ 4.0 mA; −55 to 25°C column | 2 | ||
| Minimum High-Level Output Voltage | VOH | 3.84 | V | VCC = 4.5 V; Vin = VIH; /Iout/ ≤ 4.0 mA; 85°C column | 2 | ||
| Minimum High-Level Output Voltage | VOH | 3.7 | V | VCC = 4.5 V; Vin = VIH; /Iout/ ≤ 4.0 mA; 125°C column | 2 | ||
| Minimum High-Level Output Voltage | VOH | 5.48 | V | VCC = 6.0 V; Vin = VIH; /Iout/ ≤ 5.2 mA; −55 to 25°C column | 2 | ||
| Minimum High-Level Output Voltage | VOH | 5.34 | V | VCC = 6.0 V; Vin = VIH; /Iout/ ≤ 5.2 mA; 85°C column | 2 | ||
| Minimum High-Level Output Voltage | VOH | 5.2 | V | VCC = 6.0 V; Vin = VIH; /Iout/ ≤ 5.2 mA; 125°C column | 2 | ||
| Maximum Low-Level Output Voltage | VOL | 0.1 | V | VCC = 2.0 V; Vin = VIH or VIL; /Iout/ ≤ 20 µA | 2 | ||
| Maximum Low-Level Output Voltage | VOL | 0.26 | V | VCC = 4.5 V; Vin = VIH or VIL; /Iout/ ≤ 4.0 mA; −55 to 25°C column | 2 | ||
| Maximum Low-Level Output Voltage | VOL | 0.33 | V | VCC = 4.5 V; Vin = VIH or VIL; /Iout/ ≤ 4.0 mA; 85°C column | 2 | ||
| Maximum Low-Level Output Voltage | VOL | 0.4 | V | VCC = 4.5 V; Vin = VIH or VIL; /Iout/ ≤ 4.0 mA; 125°C column | 2 | ||
| Maximum Input Leakage Current | Iin | -0.1 | 0.1 | µA | VCC = 6.0 V; Vin = VCC or GND; −55 to 25°C column | 2 | |
| Maximum Input Leakage Current | Iin | -1 | 1 | µA | VCC = 6.0 V; Vin = VCC or GND; 85°C column | 2 | |
| Maximum Quiescent Supply Current (per Package) | ICC | 8 | µA | VCC = 6.0 V; Vin = VCC or GND; Iout = 0 µA; −55 to 25°C column | 2 | ||
| Maximum Quiescent Supply Current (per Package) | ICC | 80 | µA | VCC = 6.0 V; Vin = VCC or GND; Iout = 0 µA; 85°C column | 2 | ||
| Maximum Quiescent Supply Current (per Package) | ICC | 160 | µA | VCC = 6.0 V; Vin = VCC or GND; Iout = 0 µA; 125°C column | 2 | ||
| Maximum Input Capacitance | Cin | 10 | pF | 3 | |||
| Maximum Propagation Delay, Input D to Output Y | tPLH, tPHL | 255 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 2 and 7; VCC = 2.0 V; 125°C column | 3 | ||
| Maximum Propagation Delay, Input D to Output Y | tPLH, tPHL | 51 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 2 and 7; VCC = 4.5 V; 125°C column | 3 | ||
| Maximum Propagation Delay, Input D to Output Y | tPLH, tPHL | 43 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 2 and 7; VCC = 6.0 V; 125°C column | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 310 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 3 and 7; VCC = 2.0 V; 125°C column | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 62 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 3 and 7; VCC = 4.5 V; 125°C column | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 53 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 3 and 7; VCC = 6.0 V; 125°C column | 3 | ||
| Maximum Propagation Delay, Strobe to Output Y | tPLH, tPHL | 190 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 6 and 7; VCC = 2.0 V; 125°C column | 3 | ||
| Maximum Propagation Delay, Strobe to Output Y | tPLH, tPHL | 38 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 6 and 7; VCC = 4.5 V; 125°C column | 3 | ||
| Maximum Propagation Delay, Strobe to Output Y | tPLH, tPHL | 32 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 6 and 7; VCC = 6.0 V; 125°C column | 3 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 110 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 2, 4 and 7; VCC = 2.0 V; 125°C column | 3 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 22 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 2, 4 and 7; VCC = 4.5 V; 125°C column | 3 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 19 | ns | CL = 50 pF, Input tr = tf = 6 ns; Figures 2, 4 and 7; VCC = 6.0 V; 125°C column | 3 |
CAD (KiCad official)
- Symbol:
MC74HC151ADTR2G - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
mc74hc151adtr2g-etched.step/mc74hc151adtr2g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mc74hc151adtr2g.step/mc74hc151adtr2g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (7 pp, sha256
33f07fb8369acb05, retrieved 2026-10-21, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).