main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers mc74hc139adtr2g: viewers · Ray 2h ago
mc74hc139adtr2g-etched.glb Publish 0.1.0 · Ray 2h ago
mc74hc139adtr2g-etched.step mc74hc139adtr2g: factory component page (tier=lcsc) · Ray 2h ago
mc74hc139adtr2g-hero.glb mc74hc139adtr2g: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
mc74hc139adtr2g-hero.overlay.json Publish 0.1.0 · Ray 2h ago
mc74hc139adtr2g.glb Publish 0.1.0 · Ray 2h ago
mc74hc139adtr2g.kicad_mod Publish 0.1.0 · Ray 2h ago
mc74hc139adtr2g.kicad_sym Publish 0.1.0 · Ray 2h ago
mc74hc139adtr2g.lbr Publish 0.1.0 · Ray 2h ago
mc74hc139adtr2g.step Publish 0.1.0 · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago

MC74HC139ADTR2G

onsemi · Signal Switches, Multiplexers, Decoders · TSSOP-16

MC74HC139ADTR2G from onsemi, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Selecta input Active-low select input for decoder a; a low level lets the a outputs follow the Address inputs, and a high level forces all Y0a to Y3a high.
2 A0a input Address input bit 0 for decoder a, which determines which of its four active-low outputs is selected when the decoder is enabled.
3 A1a input Address input bit 1 for decoder a, which determines which of its four active-low outputs is selected when the decoder is enabled.
4 Y0a output Active-low output 0 of decoder a, which goes low when addressed and Selecta is active and remains high otherwise.
5 Y1a output Active-low output 1 of decoder a, which goes low when addressed and Selecta is active and remains high otherwise.
6 Y2a output Active-low output 2 of decoder a, which goes low when addressed and Selecta is active and remains high otherwise.
7 Y3a output Active-low output 3 of decoder a, which goes low when addressed and Selecta is active and remains high otherwise.
8 GND power_in Ground reference for the device; all voltages are referenced to this pin.
9 Y3b output Active-low output 3 of decoder b, which goes low when addressed and Selectb is active and remains high otherwise.
10 Y2b output Active-low output 2 of decoder b, which goes low when addressed and Selectb is active and remains high otherwise.
11 Y1b output Active-low output 1 of decoder b, which goes low when addressed and Selectb is active and remains high otherwise.
12 Y0b output Active-low output 0 of decoder b, which goes low when addressed and Selectb is active and remains high otherwise.
13 A1b input Address input bit 1 for decoder b, which determines which of its four active-low outputs is selected when the decoder is enabled.
14 A0b input Address input bit 0 for decoder b, which determines which of its four active-low outputs is selected when the decoder is enabled.
15 Selectb input Active-low select input for decoder b; a low level lets the b outputs follow the Address inputs, and a high level forces all Y0b to Y3b high.
16 VCC power_in Positive supply pin; the recommended operating range is 2.0 V to 6.0 V referenced to GND.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC Supply Voltage (Referenced to GND) VCC 2 6 V 3
DC Input Voltage, Output Voltage (Referenced to GND) VIN, VOUT 0 V 3
Operating Temperature, All Package Types TA -55 125 C 3
Input Rise and Fall Time tr, tf 0 1000 ns VCC = 2.0 V (Figure 3) 3
Input Rise and Fall Time tr, tf 0 500 ns VCC = 4.5 V (Figure 3) 3
Input Rise and Fall Time tr, tf 0 400 ns VCC = 6.0 V (Figure 3) 3
DC Supply Voltage (Referenced to GND) VCC -0.5 7 V 3
DC Input Voltage (Referenced to GND) VIN -1.5 V 3
DC Output Voltage (Referenced to GND) (Note 1) VOUT -0.5 V 3
DC Input Current, per Pin IIN 20 mA per pin 3
DC Output Current, per Pin IOUT 25 mA per pin 3
DC Supply Current, VCC Pin ICC 50 mA VCC pin 3
DC Ground Current per Ground Pin IGND 50 mA per ground pin 3
Storage Temperature Range TSTG -65 150 C 3
Lead Temperature, 1 mm from Case for 10 Seconds TL 260 C 1 mm from case for 10 seconds 3
Junction Temperature Under Bias TJ 150 C under bias 3
Thermal Resistance, Junction-to-Ambient θJA 148 C/W TSSOP package 3
Power Dissipation in Still Air PD 450 mW TSSOP; still air at 85C 3
ESD Withstand Voltage, Human Body Model VESD 2000 V Human Body Model, EIA/JESD22-A114-A 3
ESD Withstand Voltage, Machine Model VESD 200 V Machine Model, EIA/JESD22-A115-A 3
ESD Withstand Voltage, Charged Device Model VESD 1000 V Charged Device Model, JESD22-C101-A 3
Latchup Performance Above VCC and Below GND ILATCHUP 300 mA 85C, EIA/JESD78 3
Minimum High-Level Input Voltage VIH 1.5 V VCC = 2.0 V; VOUT = 0.1 V or VCC-0.1 V; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Minimum High-Level Input Voltage VIH 3.15 V VCC = 4.5 V; VOUT = 0.1 V or VCC-0.1 V; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Minimum High-Level Input Voltage VIH 4.2 V VCC = 6.0 V; VOUT = 0.1 V or VCC-0.1 V; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Maximum Low-Level Input Voltage VIL 0.5 V VCC = 2.0 V; VOUT = 0.1 V or VCC-0.1 V; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Maximum Low-Level Input Voltage VIL 1.35 V VCC = 4.5 V; VOUT = 0.1 V or VCC-0.1 V; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Maximum Low-Level Input Voltage VIL 1.8 V VCC = 6.0 V; VOUT = 0.1 V or VCC-0.1 V; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Minimum High-Level Output Voltage VOH 1.9 V VCC = 2.0 V; VIN = VIH or VIL; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Minimum High-Level Output Voltage VOH 4.4 V VCC = 4.5 V; VIN = VIH or VIL; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Minimum High-Level Output Voltage VOH 5.9 V VCC = 6.0 V; VIN = VIH or VIL; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Minimum High-Level Output Voltage VOH 3.98 V VCC = 4.5 V; VIN = VIH or VIL; /IOUT/ ≤ 4.0 mA; 55C to 25C 4
Minimum High-Level Output Voltage VOH 3.84 V VCC = 4.5 V; VIN = VIH or VIL; /IOUT/ ≤ 4.0 mA; 85C 4
Minimum High-Level Output Voltage VOH 3.7 V VCC = 4.5 V; VIN = VIH or VIL; /IOUT/ ≤ 4.0 mA; 125C 4
Minimum High-Level Output Voltage VOH 5.48 V VCC = 6.0 V; VIN = VIH or VIL; /IOUT/ ≤ 5.2 mA; 55C to 25C 4
Minimum High-Level Output Voltage VOH 5.34 V VCC = 6.0 V; VIN = VIH or VIL; /IOUT/ ≤ 5.2 mA; 85C 4
Minimum High-Level Output Voltage VOH 5.2 V VCC = 6.0 V; VIN = VIH or VIL; /IOUT/ ≤ 5.2 mA; 125C 4
Maximum Low-Level Output Voltage VOL 0.1 V VCC = 2.0 V; VIN = VIH or VIL; /IOUT/ ≤ 20 µA; guaranteed 55C to 125C 4
Maximum Low-Level Output Voltage VOL 0.26 V VCC = 4.5 V; VIN = VIH or VIL; /IOUT/ ≤ 4.0 mA; 55C to 25C 4
Maximum Low-Level Output Voltage VOL 0.33 V VCC = 4.5 V; VIN = VIH or VIL; /IOUT/ ≤ 4.0 mA; 85C 4
Maximum Low-Level Output Voltage VOL 0.4 V VCC = 4.5 V; VIN = VIH or VIL; /IOUT/ ≤ 4.0 mA; 125C 4
Maximum Input Leakage Current IIN 0.1 µA VCC = 6.0 V; VIN = VCC or GND; 55C to 25C 4
Maximum Input Leakage Current IIN 1 µA VCC = 6.0 V; VIN = VCC or GND; 85C 4
Maximum Quiescent Supply Current (per Package) ICC 4 µA VCC = 6.0 V; VIN = VCC or GND; IOUT = 0 A; 55C to 25C 4
Maximum Quiescent Supply Current (per Package) ICC 40 µA VCC = 6.0 V; VIN = VCC or GND; IOUT = 0 A; 85C 4
Maximum Quiescent Supply Current (per Package) ICC 160 µA VCC = 6.0 V; VIN = VCC or GND; IOUT = 0 A; 125C 4
Maximum Propagation Delay, Select to Output Y tPLH, tPHL 115 ns VCC = 2.0 V; CL = 50 pF; tr = tf = 6.0 ns; 55C to 25C 4
Maximum Propagation Delay, Select to Output Y tPLH, tPHL 23 ns VCC = 4.5 V; CL = 50 pF; tr = tf = 6.0 ns; 55C to 25C 4
Maximum Propagation Delay, Select to Output Y tPLH, tPHL 20 ns VCC = 6.0 V; CL = 50 pF; tr = tf = 6.0 ns; 55C to 25C 4
Maximum Propagation Delay, Input A to Output Y tPLH, tPHL 115 ns VCC = 2.0 V; CL = 50 pF; tr = tf = 6.0 ns; 55C to 25C 4
Maximum Propagation Delay, Input A to Output Y tPLH, tPHL 23 ns VCC = 4.5 V; CL = 50 pF; tr = tf = 6.0 ns; 55C to 25C 4
Maximum Propagation Delay, Input A to Output Y tPLH, tPHL 20 ns VCC = 6.0 V; CL = 50 pF; tr = tf = 6.0 ns; 55C to 25C 4
Maximum Input Capacitance Cin 10 pF 4

CAD (KiCad official)

  • Symbol: MC74HC139ADTR2G
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: mc74hc139adtr2g-etched.step / mc74hc139adtr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc74hc139adtr2g.step / mc74hc139adtr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (10 pp, sha256 8d369136b264f5e5, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF