component
MC74HC132ADR2G
Public Made by Adomby adom
onsemi Gates, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
mc74hc132adr2g: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
bfd8254
28d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255
{
"schema_version": 1,
"type": "component",
"slug": "mc74hc132adr2g",
"title": "MC74HC132ADR2G",
"brief": "onsemi Gates, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"mc74hc132adr2g"
],
"component": {
"mpn": "MC74HC132ADR2G",
"manufacturer": "onsemi",
"package": "SOIC-14",
"pin_count": 14,
"category": "Logic",
"subcategory": "Gates",
"datasheet": "https://www.onsemi.com/pdf/datasheet/mc74hc132a-d.pdf",
"parts": {
"symbol": "mc74hc132adr2g.kicad_sym",
"footprint": "mc74hc132adr2g.kicad_mod",
"model_3d": "mc74hc132adr2g-etched.glb",
"model_3d_plain": "mc74hc132adr2g.glb",
"model_3d_step": "mc74hc132adr2g-etched.step",
"model_3d_step_plain": "mc74hc132adr2g.step",
"lbr": "mc74hc132adr2g.lbr"
},
"distributor_links": {},
"pins": [
{
"number": "1",
"name": "A1",
"type": "input",
"description": "Gate 1 Schmitt-trigger input A. Positive-going threshold VT+ typ 2.9 V and negative-going threshold VT- typ 1.9 V at VCC=4.5 V; input leakage 1.0 uA max."
},
{
"number": "2",
"name": "B1",
"type": "input",
"description": "Gate 1 Schmitt-trigger input B. Schmitt-trigger CMOS input, hysteresis typ 0.9 V at VCC=4.5 V; compatible with CMOS/NMOS/LSTTL outputs (with pull-up for LSTTL)."
},
{
"number": "3",
"name": "Y1",
"type": "output",
"description": "Gate 1 NAND output, Y1 = NOT(A1 AND B1). Push-pull CMOS output, drives 10 LSTTL loads; IOUT up to 4.0 mA at VCC=4.5 V with VOH >= 3.98 V and VOL <= 0.26 V."
},
{
"number": "4",
"name": "A2",
"type": "input",
"description": "Gate 2 Schmitt-trigger input A. Same Schmitt-trigger characteristics as A1; must not be left floating (tie to VCC or GND if unused)."
},
{
"number": "5",
"name": "B2",
"type": "input",
"description": "Gate 2 Schmitt-trigger input B. Schmitt-trigger CMOS input, hysteresis typ 0.9 V at VCC=4.5 V."
},
{
"number": "6",
"name": "Y2",
"type": "output",
"description": "Gate 2 NAND output, Y2 = NOT(A2 AND B2). Propagation delay tPD typ ~25 ns at VCC=4.5 V, CL=50 pF."
},
{
"number": "7",
"name": "GND",
"type": "power_in",
"description": "Ground / 0 V reference for the device. Maximum DC ground current 75 mA per pin."
},
{
"number": "8",
"name": "Y3",
"type": "output",
"description": "Gate 3 NAND output, Y3 = NOT(A3 AND B3). CMOS push-pull output."
},
{
"number": "9",
"name": "A3",
"type": "input",
"description": "Gate 3 Schmitt-trigger input A. Schmitt-trigger CMOS input."
},
{
"number": "10",
"name": "B3",
"type": "input",
"description": "Gate 3 Schmitt-trigger input B. Schmitt-trigger CMOS input."
},
{
"number": "11",
"name": "Y4",
"type": "output",
"description": "Gate 4 NAND output, Y4 = NOT(A4 AND B4). CMOS push-pull output; drives 10 LSTTL loads."
},
{
"number": "12",
"name": "A4",
"type": "input",
"description": "Gate 4 Schmitt-trigger input A. Schmitt-trigger CMOS input."
},
{
"number": "13",
"name": "B4",
"type": "input",
"description": "Gate 4 Schmitt-trigger input B. Schmitt-trigger CMOS input."
},
{
"number": "14",
"name": "VCC",
"type": "power_in",
"description": "Positive supply, 2.0 to 6.0 V recommended (absolute max 7.0 V). Quiescent supply current ICC typ 1.0 uA at 25 degC."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.onsemi.com/pdf/datasheet/mc74hc132a-d.pdf",
"pages": 9,
"sha256": "0930a7c2aa9ab780",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"logic": {
"family_id": "74HC132",
"logic_family": "74HC",
"function_code": "132",
"function_class": "Gate",
"function_name": "Quad 2-Input NAND Schmitt Trigger",
"manufacturer": "Onsemi (Motorola legacy)",
"is_specialty": false
},
"models_3d": [
{
"file": "mc74hc132adr2g.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "mc74hc132adr2g-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "61638a8b6700ed8dcd7b656cc84f166eb8ec3aff75dbab49406074184049e3c9",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "onsemi",
"Package": "SOIC-14",
"Category": "Logic",
"Pins": "14"
}
},
"variants": [
{
"mpn": "MC74HC132ADR2GDG",
"kind": "packaging"
},
{
"mpn": "MC74HC132ADR2G",
"kind": "packaging"
},
{
"mpn": "MC74HC132ADR2GDTG",
"kind": "packaging"
},
{
"mpn": "MC74HC132ADR2GDTR2G",
"kind": "packaging"
},
{
"mpn": "MC74HC132ADR2GNG",
"kind": "packaging"
}
],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"mc74hc132adr2g"
],
"discovery_pitch": "MC74HC132ADR2G (onsemi) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"mc74hc132adr2g.kicad_sym",
"mc74hc132adr2g.kicad_mod",
"mc74hc132adr2g.glb",
"mc74hc132adr2g.step",
"mc74hc132adr2g.lbr",
"docs/hero.png",
"docs/mc74hc132adr2g-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-28T18:51:38.347Z"
}