component
MC74HC132ADG
Public Made by Adomby adom
onsemi Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 7d ago |
| viewers | 7d ago |
| mc74hc132adg-etched.glb | 7d ago |
| mc74hc132adg-etched.step | 7d ago |
| mc74hc132adg-hero.glb | 7d ago |
| mc74hc132adg-hero.overlay.json | 7d ago |
| mc74hc132adg.glb | 7d ago |
| mc74hc132adg.kicad_mod | 7d ago |
| mc74hc132adg.kicad_sym | 7d ago |
| mc74hc132adg.lbr | 7d ago |
| mc74hc132adg.step | 7d ago |
| package.json | 7d ago |
| page.json | 7d ago |
| README.md | 7d ago |
MC74HC132ADG
onsemi · Gates · SOIC-14
MC74HC132ADG from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A1 | input | Gate 1 Schmitt-trigger input A; unused inputs must be tied to a high or low logic level. |
| 2 | B1 | input | Gate 1 Schmitt-trigger input B; unused inputs must be tied to a high or low logic level. |
| 3 | Y1 | output | Gate 1 output, Y = NOT(A·B), able to drive 10 LSTTL loads. |
| 4 | A2 | input | Gate 2 Schmitt-trigger input A; unused inputs must be tied to a high or low logic level. |
| 5 | B2 | input | Gate 2 Schmitt-trigger input B; unused inputs must be tied to a high or low logic level. |
| 6 | Y2 | output | Gate 2 output, Y = NOT(A·B), able to drive 10 LSTTL loads. |
| 7 | GND | power_in | Ground pin (0 V reference for all voltages). |
| 8 | Y3 | output | Gate 3 output, Y = NOT(A·B), able to drive 10 LSTTL loads. |
| 9 | A3 | input | Gate 3 Schmitt-trigger input A; unused inputs must be tied to a high or low logic level. |
| 10 | B3 | input | Gate 3 Schmitt-trigger input B; unused inputs must be tied to a high or low logic level. |
| 11 | Y4 | output | Gate 4 output, Y = NOT(A·B), able to drive 10 LSTTL loads. |
| 12 | A4 | input | Gate 4 Schmitt-trigger input A; unused inputs must be tied to a high or low logic level. |
| 13 | B4 | input | Gate 4 Schmitt-trigger input B; unused inputs must be tied to a high or low logic level. |
| 14 | VCC | power_in | Positive supply voltage, recommended operating range 2.0 to 6.0 V (absolute maximum 7.0 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOIC-14 |
| Category | Logic ICs |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC Supply Voltage | VCC | 2 | 6 | V | Referenced to GND | 3 | |
| DC Input Voltage, Output Voltage | VIN, VOUT | 0 | 6 | V | Referenced to GND; max printed as VCC | 3 | |
| Operating Temperature, All Package Types | TA | -55 | 125 | C | 3 | ||
| Positive DC Supply Voltage | VCC | -0.5 | 7 | V | 3 | ||
| Digital Input Voltage | VIN | -0.5 | 7 | V | 3 | ||
| DC Output Voltage, 3-State | VOUT | -0.5 | 7 | V | Output in 3-State | 3 | |
| Input Diode Current | IIK | -20 | 20 | mA | 3 | ||
| Output Diode Current | IOK | -20 | 20 | mA | 3 | ||
| DC Output Current, per Pin | IOUT | -25 | 25 | mA | 3 | ||
| DC Supply Current, VCC and GND Pins | ICC | -75 | 75 | mA | 3 | ||
| DC Ground Current per Ground Pin | IGND | -75 | 75 | mA | 3 | ||
| Storage Temperature Range | TSTG | -65 | 150 | C | 3 | ||
| Lead Temperature | TL | 260 | C | 1 mm from case for 10 seconds | 3 | ||
| Junction Temperature Under Bias | TJ | 150 | C | 3 | |||
| Power Dissipation in Still Air | PD | 500 | mW | SOIC, at 85C | 3 | ||
| ESD Withstand Voltage, Human Body Model | VESD | 2000 | V | Human Body Model | 3 | ||
| ESD Withstand Voltage, Machine Model | VESD | 100 | V | Machine Model | 3 | ||
| ESD Withstand Voltage, Charged Device Model | VESD | 500 | V | Charged Device Model | 3 | ||
| Latch-Up Performance | ILatch-Up | 300 | mA | Above VCC and below GND at 85C | 3 | ||
| Thermal Resistance, 14-SOIC | θJA | 125 | C/W | 14-SOIC | 3 | ||
| Maximum Positive-Going Input Threshold Voltage | VT+max | 1.5 | V | VCC = 2.0 V, VOUT = 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Maximum Positive-Going Input Threshold Voltage | VT+max | 3.15 | V | VCC = 4.5 V, VOUT = 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Maximum Positive-Going Input Threshold Voltage | VT+max | 4.2 | V | VCC = 6.0 V, VOUT = 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum Positive-Going Input Threshold Voltage | VT+min | 1 | V | VCC = 2.0 V, VOUT = 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum Positive-Going Input Threshold Voltage | VT+min | 2.3 | V | VCC = 4.5 V, VOUT = 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum Positive-Going Input Threshold Voltage | VT+min | 3 | V | VCC = 6.0 V, VOUT = 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Maximum Negative-Going Input Threshold Voltage | VT-max | 0.9 | V | VCC = 2.0 V, VOUT = VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Maximum Negative-Going Input Threshold Voltage | VT-max | 2 | V | VCC = 4.5 V, VOUT = VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Maximum Negative-Going Input Threshold Voltage | VT-max | 2.6 | V | VCC = 6.0 V, VOUT = VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum Negative-Going Input Threshold Voltage | VT-min | 0.3 | V | VCC = 2.0 V, VOUT = VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum Negative-Going Input Threshold Voltage | VT-min | 0.9 | V | VCC = 4.5 V, VOUT = VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum Negative-Going Input Threshold Voltage | VT-min | 1.2 | V | VCC = 6.0 V, VOUT = VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Maximum Hysteresis Voltage | VHmax | 1.2 | V | VCC = 2.0 V, VOUT = 0.1 V or VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Maximum Hysteresis Voltage | VHmax | 2.25 | V | VCC = 4.5 V, VOUT = 0.1 V or VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Maximum Hysteresis Voltage | VHmax | 3 | V | VCC = 6.0 V, VOUT = 0.1 V or VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum Hysteresis Voltage | VHmin | 0.2 | V | VCC = 2.0 V, VOUT = 0.1 V or VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum Hysteresis Voltage | VHmin | 0.4 | V | VCC = 4.5 V, VOUT = 0.1 V or VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum Hysteresis Voltage | VHmin | 0.5 | V | VCC = 6.0 V, VOUT = 0.1 V or VCC - 0.1 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum High-Level Output Voltage | VOH | 1.9 | V | VCC = 2.0 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum High-Level Output Voltage | VOH | 4.4 | V | VCC = 4.5 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum High-Level Output Voltage | VOH | 5.9 | V | VCC = 6.0 V, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Minimum High-Level Output Voltage | VOH | 3.98 | V | VCC = 4.5 V, /IOUT/ ≤ 4.0 mA; -55C to 25C | 4 | ||
| Minimum High-Level Output Voltage | VOH | 5.48 | V | VCC = 6.0 V, /IOUT/ ≤ 5.2 mA; -55C to 25C | 4 | ||
| Maximum Low-Level Output Voltage | VOL | 0.1 | V | VCC = 2.0/4.5/6.0 V, VIN ≥ VT+max, /IOUT/ ≤ 20 µA; -55C to 25C | 4 | ||
| Maximum Low-Level Output Voltage | VOL | 0.26 | V | VCC = 4.5 V and 6.0 V, VIN ≥ VT+max, /IOUT/ ≤ 4.0 mA / 5.2 mA; -55C to 25C | 4 | ||
| Maximum Input Leakage Current | IIN | 0.1 | A | VCC = 6.0 V, VIN = VCC or GND; -55C to 25C | 4 | ||
| Maximum Input Leakage Current | IIN | 1 | A | VCC = 6.0 V, VIN = VCC or GND; 85C and 125C | 4 | ||
| Maximum Quiescent Supply Current (per Package) | ICC | 1 | A | VCC = 6.0 V, VIN = VCC or GND, IOUT = 0 A; -55C to 25C | 4 | ||
| Maximum Quiescent Supply Current (per Package) | ICC | 10 | A | VCC = 6.0 V, VIN = VCC or GND, IOUT = 0 A; 85C | 4 | ||
| Maximum Quiescent Supply Current (per Package) | ICC | 40 | A | VCC = 6.0 V, VIN = VCC or GND, IOUT = 0 A; 125C | 4 | ||
| Maximum Propagation Delay, Input A or B to Output Y | tPLH, tPHL | 125 | ns | VCC = 2.0 V, CL = 50 pF, tr = tf = 6.0 ns; -55C to 25C | 5 | ||
| Maximum Propagation Delay, Input A or B to Output Y | tPLH, tPHL | 25 | ns | VCC = 4.5 V, CL = 50 pF, tr = tf = 6.0 ns; -55C to 25C | 5 | ||
| Maximum Propagation Delay, Input A or B to Output Y | tPLH, tPHL | 21 | ns | VCC = 6.0 V, CL = 50 pF, tr = tf = 6.0 ns; -55C to 25C | 5 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 75 | ns | VCC = 2.0 V, CL = 50 pF, tr = tf = 6.0 ns; -55C to 25C | 5 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 15 | ns | VCC = 4.5 V, CL = 50 pF, tr = tf = 6.0 ns; -55C to 25C | 5 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 13 | ns | VCC = 6.0 V, CL = 50 pF, tr = tf = 6.0 ns; -55C to 25C | 5 | ||
| Maximum Input Capacitance | Cin | 10 | pF | 5 | |||
| Power Dissipation Capacitance (per Gate) | CPD | 24 | pF | Typical @ 25°C, VCC = 5.0 V | 5 |
CAD (KiCad official)
- Symbol:
MC74HC132ADG - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
mc74hc132adg-etched.step/mc74hc132adg-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mc74hc132adg.step/mc74hc132adg.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (9 pp, sha256
0930a7c2aa9ab780, retrieved 2026-10-24, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).