component

MC74HC04ADTR2G

Public Made by Adom

by adom

onsemi Inverters, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicmc74hc04adtr2gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers mc74hc04adtr2g: viewers · Ray 6d ago
mc74hc04adtr2g-etched.glb Publish 0.1.0 · Ray 6d ago
mc74hc04adtr2g-etched.step mc74hc04adtr2g: factory component page (tier=mfr) · Ray 6d ago
mc74hc04adtr2g-hero.glb mc74hc04adtr2g: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
mc74hc04adtr2g-hero.overlay.json Publish 0.1.0 · Ray 6d ago
mc74hc04adtr2g.glb Publish 0.1.0 · Ray 6d ago
mc74hc04adtr2g.kicad_mod Publish 0.1.0 · Ray 6d ago
mc74hc04adtr2g.kicad_sym Publish 0.1.0 · Ray 6d ago
mc74hc04adtr2g.lbr Publish 0.1.0 · Ray 6d ago
mc74hc04adtr2g.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

MC74HC04ADTR2G

onsemi · Inverters · TSSOP-14

MC74HC04ADTR2G from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A1 input Input of inverter 1; the datasheet's operating range for Vin is GND to VCC, and unused inputs must be tied to GND or VCC.
2 Y1 output Output of inverter 1 (Y = A); unused outputs must be left open.
3 A2 input Input of inverter 2; the datasheet's operating range for Vin is GND to VCC, and unused inputs must be tied to GND or VCC.
4 Y2 output Output of inverter 2 (Y = A); unused outputs must be left open.
5 A3 input Input of inverter 3; the datasheet's operating range for Vin is GND to VCC, and unused inputs must be tied to GND or VCC.
6 Y3 output Output of inverter 3 (Y = A); unused outputs must be left open.
7 GND power_in Ground reference for all voltages; the supply range is 2.0 V to 6.0 V referenced to GND.
8 Y4 output Output of inverter 4 (Y = A); unused outputs must be left open.
9 A4 input Input of inverter 4; the datasheet's operating range for Vin is GND to VCC, and unused inputs must be tied to GND or VCC.
10 Y5 output Output of inverter 5 (Y = A); unused outputs must be left open.
11 A5 input Input of inverter 5; the datasheet's operating range for Vin is GND to VCC, and unused inputs must be tied to GND or VCC.
12 Y6 output Output of inverter 6 (Y = A); unused outputs must be left open.
13 A6 input Input of inverter 6; the datasheet's operating range for Vin is GND to VCC, and unused inputs must be tied to GND or VCC.
14 VCC power_in DC supply voltage, 2.0 V to 6.0 V referenced to GND.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC Supply Voltage (Referenced to GND) VCC 2 6 V Referenced to GND 2
DC Input Voltage, Output Voltage (Referenced to GND) Vin, Vout 0 V Max printed as VCC 2
Operating Temperature, All Package Types TA -55 125 °C 2
Input Rise and Fall Time tr, tf 0 1000 ns VCC = 2.0 V (Figure 1) 2
Input Rise and Fall Time tr, tf 0 500 ns VCC = 4.5 V (Figure 1) 2
Input Rise and Fall Time tr, tf 0 400 ns VCC = 6.0 V (Figure 1) 2
DC Supply Voltage (Referenced to GND) VCC -0.5 7 V Referenced to GND 2
DC Input Voltage (Referenced to GND) Vin -0.5 V Max printed as VCC + 0.5 2
DC Output Voltage (Referenced to GND) Vout -0.5 V Max printed as VCC + 0.5 2
DC Input Current, per Pin Iin -20 20 mA 2
DC Output Current, per Pin Iout -25 25 mA 2
DC Supply Current, VCC and GND Pins ICC -50 50 mA 2
Power Dissipation in Still Air, TSSOP Package PD 450 mW Still air, TSSOP package (SOIC value 500 mW not applicable) 2
TSSOP Package derating -6.1 mW/C Derating from 65 to 125°C, TSSOP package 2
Storage Temperature Tstg -65 150 °C 2
Lead Temperature TL 260 °C 1 mm from case for 10 seconds, SOIC or TSSOP package 2
Minimum High-Level Input Voltage VIH 1.5 V VCC 2.0 V; Vout = 0.1V or VCC -0.1V; /Iout/ <= 20A; limit from <=125°C column 3
Minimum High-Level Input Voltage VIH 2.1 V VCC 3.0 V; Vout = 0.1V or VCC -0.1V; /Iout/ <= 20A; limit from <=125°C column 3
Minimum High-Level Input Voltage VIH 3.15 V VCC 4.5 V; Vout = 0.1V or VCC -0.1V; /Iout/ <= 20A; limit from <=125°C column 3
Minimum High-Level Input Voltage VIH 4.2 V VCC 6.0 V; Vout = 0.1V or VCC -0.1V; /Iout/ <= 20A; limit from <=125°C column 3
Maximum Low-Level Input Voltage VIL 0.5 V VCC 2.0 V; Vout = 0.1V or VCC - 0.1V; /Iout/ <= 20A; limit from <=125°C column 3
Maximum Low-Level Input Voltage VIL 0.9 V VCC 3.0 V; Vout = 0.1V or VCC - 0.1V; /Iout/ <= 20A; limit from <=125°C column 3
Maximum Low-Level Input Voltage VIL 1.35 V VCC 4.5 V; Vout = 0.1V or VCC - 0.1V; /Iout/ <= 20A; limit from <=125°C column 3
Maximum Low-Level Input Voltage VIL 1.8 V VCC 6.0 V; Vout = 0.1V or VCC - 0.1V; /Iout/ <= 20A; limit from <=125°C column 3
Minimum High-Level Output Voltage VOH 1.9 V VCC 2.0 V; Vin = VIH or VIL; /Iout/ <= 20A; limit from <=125°C column 3
Minimum High-Level Output Voltage VOH 4.4 V VCC 4.5 V; Vin = VIH or VIL; /Iout/ <= 20A; limit from <=125°C column 3
Minimum High-Level Output Voltage VOH 5.9 V VCC 6.0 V; Vin = VIH or VIL; /Iout/ <= 20A; limit from <=125°C column 3
Minimum High-Level Output Voltage VOH 2.2 V VCC 3.0 V; Vin = VIH or VIL; /Iout/ <= 2.4mA; limit from <=125°C column 3
Minimum High-Level Output Voltage VOH 3.7 V VCC 4.5 V; Vin = VIH or VIL; /Iout/ <= 4.0mA; limit from <=125°C column 3
Minimum High-Level Output Voltage VOH 5.2 V VCC 6.0 V; Vin = VIH or VIL; /Iout/ <= 5.2mA; limit from <=125°C column 3
Maximum Low-Level Output Voltage VOL 0.1 V VCC 2.0 V; Vin = VIH or VIL; /Iout/ <= 20A 3
Maximum Low-Level Output Voltage VOL 0.26 V VCC 3.0 V; Vin = VIH or VIL; /Iout/ <= 2.4mA; limit from <=125°C column 3
Maximum Low-Level Output Voltage VOL 0.33 V VCC 4.5 V; Vin = VIH or VIL; /Iout/ <= 4.0mA; limit from <=125°C column 3
Maximum Low-Level Output Voltage VOL 0.4 V VCC 6.0 V; Vin = VIH or VIL; /Iout/ <= 5.2mA; limit from <=125°C column 3
Maximum Input Leakage Current Iin -1 1 A Vin = VCC or GND; VCC 6.0 V; limit from <=125°C column (printed +/-1.0; micro sign not in text) 3
Maximum Quiescent Supply Current (per Package) ICC 40 A Vin = VCC or GND; Iout = 0A; VCC 6.0 V; limit from <=125°C column (micro sign not in text) 3
Maximum Input Capacitance Cin 10 pF 3
Maximum Propagation Delay, Input A or B to Output Y tPLH, tPHL 110 ns VCC 2.0 V; CL = 50pF; Input tr = tf = 6ns; Figures 1 and 2; limit from <=125°C column 3
Maximum Propagation Delay, Input A or B to Output Y tPLH, tPHL 55 ns VCC 3.0 V; CL = 50pF; Input tr = tf = 6ns; Figures 1 and 2; limit from <=125°C column 3
Maximum Propagation Delay, Input A or B to Output Y tPLH, tPHL 22 ns VCC 4.5 V; CL = 50pF; Input tr = tf = 6ns; Figures 1 and 2; limit from <=125°C column 3
Maximum Propagation Delay, Input A or B to Output Y tPLH, tPHL 19 ns VCC 6.0 V; CL = 50pF; Input tr = tf = 6ns; Figures 1 and 2; limit from <=125°C column 3
Maximum Output Transition Time, Any Output tTLH, tTHL 110 ns VCC 2.0 V; CL = 50pF; Input tr = tf = 6ns; Figures 1 and 2; limit from <=125°C column 3
Maximum Output Transition Time, Any Output tTLH, tTHL 36 ns VCC 3.0 V; CL = 50pF; Input tr = tf = 6ns; Figures 1 and 2; limit from <=125°C column 3
Maximum Output Transition Time, Any Output tTLH, tTHL 22 ns VCC 4.5 V; CL = 50pF; Input tr = tf = 6ns; Figures 1 and 2; limit from <=125°C column 3
Maximum Output Transition Time, Any Output tTLH, tTHL 19 ns VCC 6.0 V; CL = 50pF; Input tr = tf = 6ns; Figures 1 and 2; limit from <=125°C column 3

CAD (KiCad official)

  • Symbol: MC74HC04ADTR2G
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: mc74hc04adtr2g-etched.step / mc74hc04adtr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc74hc04adtr2g.step / mc74hc04adtr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (7 pp, sha256 a4dff58055db00c5, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF