component
MC74HC04ADR2G
Public Made by Adomby adom
onsemi Inverters, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMC74HC04ADR2G
onsemi · Inverters · SOIC-14
MC74HC04ADR2G from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A1 | input | Inverter 1 input; unused inputs must be tied to GND or VCC, and input voltage is limited to GND to VCC. |
| 2 | Y1 | output | Inverter 1 output (Y = NOT A) that drives 10 LSTTL loads; unused outputs must be left open. |
| 3 | A2 | input | Inverter 2 input; unused inputs must be tied to GND or VCC, and input voltage is limited to GND to VCC. |
| 4 | Y2 | output | Inverter 2 output (Y = NOT A) that drives 10 LSTTL loads; unused outputs must be left open. |
| 5 | A3 | input | Inverter 3 input; unused inputs must be tied to GND or VCC, and input voltage is limited to GND to VCC. |
| 6 | Y3 | output | Inverter 3 output (Y = NOT A) that drives 10 LSTTL loads; unused outputs must be left open. |
| 7 | GND | power_in | Ground reference (0 V) for supply and all input and output voltages. |
| 8 | Y4 | output | Inverter 4 output (Y = NOT A) that drives 10 LSTTL loads; unused outputs must be left open. |
| 9 | A4 | input | Inverter 4 input; unused inputs must be tied to GND or VCC, and input voltage is limited to GND to VCC. |
| 10 | Y5 | output | Inverter 5 output (Y = NOT A) that drives 10 LSTTL loads; unused outputs must be left open. |
| 11 | A5 | input | Inverter 5 input; unused inputs must be tied to GND or VCC, and input voltage is limited to GND to VCC. |
| 12 | Y6 | output | Inverter 6 output (Y = NOT A) that drives 10 LSTTL loads; unused outputs must be left open. |
| 13 | A6 | input | Inverter 6 input; unused inputs must be tied to GND or VCC, and input voltage is limited to GND to VCC. |
| 14 | VCC | power_in | Positive supply voltage, recommended 2.0 to 6.0 V (absolute maximum -0.5 to +7.0 V) referenced to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOIC-14 |
| Category | Logic ICs |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC Supply Voltage | VCC | 2 | 6 | V | Referenced to GND | 2 | |
| DC Input Voltage, Output Voltage | Vin, Vout | 0 | 6 | V | Referenced to GND; max printed as VCC | 2 | |
| Operating Temperature, All Package Types | TA | -55 | 125 | °C | 2 | ||
| Input Rise and Fall Time | tr, tf | 0 | 1000 | ns | VCC = 2.0 V | 2 | |
| Input Rise and Fall Time | tr, tf | 0 | 500 | ns | VCC = 4.5 V | 2 | |
| Input Rise and Fall Time | tr, tf | 0 | 400 | ns | VCC = 6.0 V | 2 | |
| DC Supply Voltage | VCC | -0.5 | 7 | V | Referenced to GND | 2 | |
| DC Input Voltage | Vin | -0.5 | V | -0.5 to VCC + 0.5, Referenced to GND | 2 | ||
| DC Output Voltage | Vout | -0.5 | V | -0.5 to VCC + 0.5, Referenced to GND | 2 | ||
| DC Input Current, per Pin | Iin | -20 | 20 | mA | ±20 | 2 | |
| DC Output Current, per Pin | Iout | -25 | 25 | mA | ±25 | 2 | |
| DC Supply Current, VCC and GND Pins | ICC | -50 | 50 | mA | ±50 | 2 | |
| Power Dissipation in Still Air, SOIC Package | PD | 500 | mW | Derating -7 mW/°C from 65 to 125°C | 2 | ||
| Storage Temperature | Tstg | -65 | 150 | °C | 2 | ||
| Lead Temperature, 1 mm from Case for 10 Seconds | TL | 260 | °C | SOIC or TSSOP Package | 2 | ||
| Minimum High-Level Input Voltage | VIH | 1.5 | V | VCC = 2.0 V; Vout = 0.1V or VCC-0.1V; /Iout/ ≤ 20µA; -55 to 25°C, ≤85°C, ≤125°C | 3 | ||
| Minimum High-Level Input Voltage | VIH | 2.1 | V | VCC = 3.0 V; Vout = 0.1V or VCC-0.1V; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Minimum High-Level Input Voltage | VIH | 3.15 | V | VCC = 4.5 V; Vout = 0.1V or VCC-0.1V; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Minimum High-Level Input Voltage | VIH | 4.2 | V | VCC = 6.0 V; Vout = 0.1V or VCC-0.1V; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Maximum Low-Level Input Voltage | VIL | 0.5 | V | VCC = 2.0 V; Vout = 0.1V or VCC-0.1V; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Maximum Low-Level Input Voltage | VIL | 0.9 | V | VCC = 3.0 V; Vout = 0.1V or VCC-0.1V; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Maximum Low-Level Input Voltage | VIL | 1.35 | V | VCC = 4.5 V; Vout = 0.1V or VCC-0.1V; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Maximum Low-Level Input Voltage | VIL | 1.8 | V | VCC = 6.0 V; Vout = 0.1V or VCC-0.1V; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Minimum High-Level Output Voltage | VOH | 1.9 | V | VCC = 2.0 V; Vin = VIH or VIL; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Minimum High-Level Output Voltage | VOH | 4.4 | V | VCC = 4.5 V; Vin = VIH or VIL; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Minimum High-Level Output Voltage | VOH | 5.9 | V | VCC = 6.0 V; Vin = VIH or VIL; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Minimum High-Level Output Voltage | VOH | 2.48 | V | VCC = 3.0 V; Vin = VIH or VIL; /Iout/ ≤ 2.4mA; -55 to 25°C | 3 | ||
| Minimum High-Level Output Voltage | VOH | 3.98 | V | VCC = 4.5 V; Vin = VIH or VIL; /Iout/ ≤ 4.0mA; -55 to 25°C | 3 | ||
| Minimum High-Level Output Voltage | VOH | 5.48 | V | VCC = 6.0 V; Vin = VIH or VIL; /Iout/ ≤ 5.2mA; -55 to 25°C | 3 | ||
| Minimum High-Level Output Voltage | VOH | 2.34 | V | VCC = 3.0 V; Vin = VIH or VIL; /Iout/ ≤ 2.4mA; ≤85°C | 3 | ||
| Minimum High-Level Output Voltage | VOH | 3.84 | V | VCC = 4.5 V; Vin = VIH or VIL; /Iout/ ≤ 4.0mA; ≤85°C | 3 | ||
| Minimum High-Level Output Voltage | VOH | 5.34 | V | VCC = 6.0 V; Vin = VIH or VIL; /Iout/ ≤ 5.2mA; ≤85°C | 3 | ||
| Minimum High-Level Output Voltage | VOH | 2.2 | V | VCC = 3.0 V; Vin = VIH or VIL; /Iout/ ≤ 2.4mA; ≤125°C | 3 | ||
| Minimum High-Level Output Voltage | VOH | 3.7 | V | VCC = 4.5 V; Vin = VIH or VIL; /Iout/ ≤ 4.0mA; ≤125°C | 3 | ||
| Minimum High-Level Output Voltage | VOH | 5.2 | V | VCC = 6.0 V; Vin = VIH or VIL; /Iout/ ≤ 5.2mA; ≤125°C | 3 | ||
| Maximum Low-Level Output Voltage | VOL | 0.1 | V | VCC = 2.0, 4.5, 6.0 V; Vin = VIH or VIL; /Iout/ ≤ 20µA; all temperature columns | 3 | ||
| Maximum Low-Level Output Voltage | VOL | 0.26 | V | VCC = 3.0, 4.5, 6.0 V; Vin = VIH or VIL; /Iout/ ≤ 2.4mA/4.0mA/5.2mA; -55 to 25°C | 3 | ||
| Maximum Low-Level Output Voltage | VOL | 0.33 | V | VCC = 3.0, 4.5, 6.0 V; Vin = VIH or VIL; /Iout/ ≤ 2.4mA/4.0mA/5.2mA; ≤85°C | 3 | ||
| Maximum Low-Level Output Voltage | VOL | 0.4 | V | VCC = 3.0, 4.5, 6.0 V; Vin = VIH or VIL; /Iout/ ≤ 2.4mA/4.0mA/5.2mA; ≤125°C | 3 | ||
| Maximum Input Leakage Current | Iin | -0.1 | 0.1 | µA | VCC = 6.0 V; Vin = VCC or GND; -55 to 25°C | 3 | |
| Maximum Input Leakage Current | Iin | -1 | 1 | µA | VCC = 6.0 V; Vin = VCC or GND; ≤85°C and ≤125°C | 3 | |
| Maximum Quiescent Supply Current (per Package) | ICC | 1 | µA | VCC = 6.0 V; Vin = VCC or GND; Iout = 0A; -55 to 25°C | 3 | ||
| Maximum Quiescent Supply Current (per Package) | ICC | 10 | µA | VCC = 6.0 V; Vin = VCC or GND; Iout = 0A; ≤85°C | 3 | ||
| Maximum Quiescent Supply Current (per Package) | ICC | 40 | µA | VCC = 6.0 V; Vin = VCC or GND; Iout = 0A; ≤125°C | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 75 | ns | VCC = 2.0 V; CL = 50pF; tr = tf = 6ns; -55 to 25°C | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 30 | ns | VCC = 3.0 V; CL = 50pF; tr = tf = 6ns; -55 to 25°C | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 15 | ns | VCC = 4.5 V; CL = 50pF; tr = tf = 6ns; -55 to 25°C | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 13 | ns | VCC = 6.0 V; CL = 50pF; tr = tf = 6ns; -55 to 25°C | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 95 | ns | VCC = 2.0 V; CL = 50pF; tr = tf = 6ns; ≤85°C | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 19 | ns | VCC = 4.5 V; CL = 50pF; tr = tf = 6ns; ≤85°C | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 110 | ns | VCC = 2.0 V; CL = 50pF; tr = tf = 6ns; ≤125°C | 3 | ||
| Maximum Propagation Delay, Input A to Output Y | tPLH, tPHL | 22 | ns | VCC = 4.5 V; CL = 50pF; tr = tf = 6ns; ≤125°C | 3 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 75 | ns | VCC = 2.0 V; CL = 50pF; tr = tf = 6ns; -55 to 25°C | 3 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 27 | ns | VCC = 3.0 V; CL = 50pF; tr = tf = 6ns; -55 to 25°C | 3 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 15 | ns | VCC = 4.5 V; CL = 50pF; tr = tf = 6ns; -55 to 25°C | 3 | ||
| Maximum Output Transition Time, Any Output | tTLH, tTHL | 13 | ns | VCC = 6.0 V; CL = 50pF; tr = tf = 6ns; -55 to 25°C | 3 | ||
| Maximum Input Capacitance | Cin | 10 | pF | All temperature columns | 3 | ||
| Power Dissipation Capacitance (Per Inverter) | CPD | 20 | pF | Typical @ 25°C, VCC = 5.0 V | 3 |
CAD (KiCad official)
- Symbol:
MC74HC04ADR2G - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
mc74hc04adr2g-etched.step/mc74hc04adr2g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mc74hc04adr2g.step/mc74hc04adr2g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (7 pp, sha256
a4dff58055db00c5, retrieved 2026-10-22, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).