Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MC74AC573DTR2G

onsemi · Latches · TSSOP-20

MC74AC573DTR2G from onsemi, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input 3-state output enable input; when LOW the output buffers are enabled, and when HIGH the outputs are high impedance without blocking new data from entering the latches.
2 D0 input Data input 0 that enters the latch while LE is HIGH.
3 D1 input Data input 1 that enters the latch while LE is HIGH.
4 D2 input Data input 2 that enters the latch while LE is HIGH.
5 D3 input Data input 3 that enters the latch while LE is HIGH.
6 D4 input Data input 4 that enters the latch while LE is HIGH.
7 D5 input Data input 5 that enters the latch while LE is HIGH.
8 D6 input Data input 6 that enters the latch while LE is HIGH.
9 D7 input Data input 7 that enters the latch while LE is HIGH.
10 GND power_in Ground reference for the supply and all input/output voltages.
11 LE input Latch enable input; latches are transparent when HIGH and store the data present at the HIGH-to-LOW transition when LOW.
12 O7 tri_state 3-state latch output 7 that sources/sinks 24 mA and is high impedance when OE is HIGH.
13 O6 tri_state 3-state latch output 6 that sources/sinks 24 mA and is high impedance when OE is HIGH.
14 O5 tri_state 3-state latch output 5 that sources/sinks 24 mA and is high impedance when OE is HIGH.
15 O4 tri_state 3-state latch output 4 that sources/sinks 24 mA and is high impedance when OE is HIGH.
16 O3 tri_state 3-state latch output 3 that sources/sinks 24 mA and is high impedance when OE is HIGH.
17 O2 tri_state 3-state latch output 2 that sources/sinks 24 mA and is high impedance when OE is HIGH.
18 O1 tri_state 3-state latch output 1 that sources/sinks 24 mA and is high impedance when OE is HIGH.
19 O0 tri_state 3-state latch output 0 that sources/sinks 24 mA and is high impedance when OE is HIGH.
20 VCC power_in Positive supply; recommended 2.0 V to 6.0 V for 'AC and 4.5 V to 5.5 V for 'ACT, absolute maximum -0.5 V to +7.0 V.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: MC74AC573DTR2G
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: mc74ac573dtr2g-etched.step / mc74ac573dtr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc74ac573dtr2g.step / mc74ac573dtr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (11 pp, sha256 607ffb8810b5687a, retrieved 2026-10-20, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF