component
MC74AC132DG
Public Made by Adomby adom
onsemi Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 8d ago |
| viewers | 8d ago |
| mc74ac132dg-etched.glb | 8d ago |
| mc74ac132dg-etched.step | 8d ago |
| mc74ac132dg-hero.glb | 8d ago |
| mc74ac132dg-hero.overlay.json | 8d ago |
| mc74ac132dg.glb | 8d ago |
| mc74ac132dg.kicad_mod | 8d ago |
| mc74ac132dg.kicad_sym | 8d ago |
| mc74ac132dg.lbr | 8d ago |
| mc74ac132dg.step | 8d ago |
| package.json | 8d ago |
| page.json | 8d ago |
| README.md | 8d ago |
MC74AC132DG
onsemi · Gates · SOIC-14
MC74AC132DG from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Gate 1 Schmitt-trigger input A; inputs are TTL compatible on the ACT132 version. |
| 2 | 1B | input | Gate 1 Schmitt-trigger input B of the 2-input NAND. |
| 3 | 1Y | output | Gate 1 NAND output, sources/sinks 24 mA. |
| 4 | 2A | input | Gate 2 Schmitt-trigger input A of the 2-input NAND. |
| 5 | 2B | input | Gate 2 Schmitt-trigger input B of the 2-input NAND. |
| 6 | 2Y | output | Gate 2 NAND output, sources/sinks 24 mA. |
| 7 | GND | power_in | Ground (0 V reference for the supply and inputs/outputs). |
| 8 | 3Y | output | Gate 3 NAND output, sources/sinks 24 mA. |
| 9 | 3A | input | Gate 3 Schmitt-trigger input A of the 2-input NAND. |
| 10 | 3B | input | Gate 3 Schmitt-trigger input B of the 2-input NAND. |
| 11 | 4Y | output | Gate 4 NAND output, sources/sinks 24 mA. |
| 12 | 4A | input | Gate 4 Schmitt-trigger input A of the 2-input NAND. |
| 13 | 4B | input | Gate 4 Schmitt-trigger input B of the 2-input NAND. |
| 14 | VCC | power_in | Positive supply: 2.0 to 6.0 V for AC, 4.5 to 5.5 V for ACT; absolute max 7.0 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | SOIC-14 |
| Category | Logic ICs |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC Supply Voltage | VCC | -0.5 | 7 | V | 2 | ||
| DC Input Voltage | VI | -0.5 | V | -0.5 ≤ VI ≤ VCC+0.5 | 2 | ||
| DC Input Diode Current | IIK | 20 | mA | printed ±20 mA sign lost in extraction | 2 | ||
| DC Output Diode Current | IOK | 50 | mA | 2 | |||
| DC Output Sink/Source Current | IO | 50 | mA | 2 | |||
| DC Supply Current per Output Pin | ICC | 50 | mA | 2 | |||
| DC Ground Current per Output Pin | IGND | 50 | mA | 2 | |||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 2 | ||
| Lead temperature | TL | 260 | °C | 1 mm from Case for 10 Seconds | 2 | ||
| Junction temperature under Bias | TJ | 150 | °C | 2 | |||
| Thermal Resistance | θJA | 125 | °C/W | Note 2, JESD51-7 | 2 | ||
| Power Dissipation in Still Air | PD | 125 | mW | at 85°C | 2 | ||
| Latch-Up Performance | ILatch-Up | 100 | mA | Above VCC and Below GND at 85°C | 2 | ||
| Supply Voltage ('AC) | VCC | 2 | 5 | 6 | V | 'AC | 2 |
| DC Input/Output Voltage | Vin, Vout | 0 | V | max = VCC | 2 | ||
| Junction Temperature (PDIP) | TJ | 140 | °C | PDIP | 2 | ||
| Operating Ambient Temperature Range | TA | -40 | 25 | 85 | °C | 2 | |
| Output Current - High | IOH | -24 | mA | 2 | |||
| Output Current - Low | IOL | 24 | mA | 2 | |||
| Min High Level Output Voltage, 25°C | VOH | 2.9 | 2.99 | V | VCC=3.0 V, IOUT=-50 µA, TA=+25°C | 3 | |
| Min High Level Output Voltage, -40 to +85°C | VOH | 2.9 | V | VCC=3.0 V, IOUT=-50 µA | 3 | ||
| Min High Level Output Voltage, 25°C | VOH | 4.4 | 4.49 | V | VCC=4.5 V, IOUT=-50 µA, TA=+25°C | 3 | |
| Min High Level Output Voltage, -40 to +85°C | VOH | 4.4 | V | VCC=4.5 V, IOUT=-50 µA | 3 | ||
| Min High Level Output Voltage, 25°C | VOH | 5.4 | 5.49 | V | VCC=5.5 V, IOUT=-50 µA, TA=+25°C | 3 | |
| Min High Level Output Voltage, -40 to +85°C | VOH | 5.4 | V | VCC=5.5 V, IOUT=-50 µA | 3 | ||
| Min High Level Output Voltage, 25°C | VOH | 2.56 | V | VCC=3.0 V, IOH=-12 mA, TA=+25°C | 3 | ||
| Min High Level Output Voltage, -40 to +85°C | VOH | 2.46 | V | VCC=3.0 V, IOH=-12 mA | 3 | ||
| Min High Level Output Voltage, 25°C | VOH | 3.86 | V | VCC=4.5 V, IOH=-24 mA, TA=+25°C | 3 | ||
| Min High Level Output Voltage, -40 to +85°C | VOH | 3.76 | V | VCC=4.5 V, IOH=-24 mA | 3 | ||
| Min High Level Output Voltage, 25°C | VOH | 4.86 | V | VCC=5.5 V, IOH=-24 mA, TA=+25°C | 3 | ||
| Min High Level Output Voltage, -40 to +85°C | VOH | 4.76 | V | VCC=5.5 V, IOH=-24 mA | 3 | ||
| Max Low Level Output Voltage, 25°C | VOL | 0.002 | 0.1 | V | VCC=3.0 V, IOUT=50 µA, TA=+25°C | 3 | |
| Max Low Level Output Voltage, -40 to +85°C | VOL | 0.1 | V | VCC=3.0 V, IOUT=50 µA | 3 | ||
| Max Low Level Output Voltage, 25°C | VOL | 0.001 | 0.1 | V | VCC=4.5 V, IOUT=50 µA, TA=+25°C | 3 | |
| Max Low Level Output Voltage, 25°C | VOL | 0.36 | V | VCC=3.0 V, IOL=12 mA, TA=+25°C | 3 | ||
| Max Low Level Output Voltage, -40 to +85°C | VOL | 0.44 | V | VCC=3.0 V, IOL=12 mA | 3 | ||
| Max Input Leakage Current, 25°C | IIN | -0.1 | 0.1 | µA | VCC=5.5 V, VI=VCC, GND, TA=+25°C | 3 | |
| Max Input Leakage Current, -40 to +85°C | IIN | -1 | 1 | µA | VCC=5.5 V, VI=VCC, GND | 3 | |
| Min Dynamic Output Current (low) | IOLD | 75 | mA | VCC=5.5 V, VOLD=1.65 V Max, -40 to +85°C | 3 | ||
| Min Dynamic Output Current (high) | IOHD | -75 | mA | VCC=5.5 V, VOHD=3.85 V Min, -40 to +85°C | 3 | ||
| Max Quiescent Supply Current, 25°C | ICC | 4 | µA | VCC=5.5 V, VIN=VCC or GND, TA=+25°C | 3 | ||
| Max Quiescent Supply Current, -40 to +85°C | ICC | 40 | µA | VCC=5.5 V, VIN=VCC or GND | 3 | ||
| Propagation Delay tPLH, 25°C | tPLH | 2 | 13 | ns | VCC=3.3 V, CL=50 pF, TA=+25°C | 3 | |
| Propagation Delay tPLH, -40 to +85°C | tPLH | 1.5 | 14 | ns | VCC=3.3 V, CL=50 pF | 3 | |
| Propagation Delay tPLH, 25°C | tPLH | 2 | 9 | ns | VCC=5.0 V, CL=50 pF, TA=+25°C | 3 | |
| Propagation Delay tPLH, -40 to +85°C | tPLH | 1.5 | 10 | ns | VCC=5.0 V, CL=50 pF | 3 | |
| Propagation Delay tPHL, 25°C | tPHL | 2 | 13.5 | ns | VCC=3.3 V, CL=50 pF, TA=+25°C | 3 | |
| Propagation Delay tPHL, -40 to +85°C | tPHL | 1.5 | 15 | ns | VCC=3.3 V, CL=50 pF | 3 | |
| Propagation Delay tPHL, 25°C | tPHL | 2 | 9 | ns | VCC=5.0 V, CL=50 pF, TA=+25°C | 3 | |
| Propagation Delay tPHL, -40 to +85°C | tPHL | 1.5 | 10 | ns | VCC=5.0 V, CL=50 pF | 3 | |
| Maximum Positive Threshold (VCC 4.5 V) | Vt+ | 3.2 | V | VCC=4.5 V, TA = Worst Case | 5 | ||
| Minimum Negative Threshold (VCC 4.5 V) | Vt- | 0.9 | V | VCC=4.5 V, TA = Worst Case | 5 | ||
| Maximum Hysteresis (VCC 4.5 V) | Vh(max) | 1.4 | V | VCC=4.5 V, TA = Worst Case | 5 | ||
| Minimum Hysteresis (VCC 4.5 V) | Vh(min) | 0.4 | V | VCC=4.5 V, TA = Worst Case | 5 | ||
| Input Capacitance | CIN | 4.5 | pF | VCC = 5.0 V | 5 | ||
| Power Dissipation Capacitance | CPD | 30 | pF | VCC = 5.0 V | 5 |
CAD (KiCad official)
- Symbol:
MC74AC132DG - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
mc74ac132dg-etched.step/mc74ac132dg-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mc74ac132dg.step/mc74ac132dg.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (8 pp, sha256
d79295d426f0bce6, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).