main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs mc34063ecd-tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers mc34063ecd-tr: viewers · Ray 1mo ago
mc34063ecd-tr-etched.fit.json mc34063ecd-tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
mc34063ecd-tr-etched.glb mc34063ecd-tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
mc34063ecd-tr-etched.step mc34063ecd-tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
mc34063ecd-tr.glb Publish 0.1.0 · Ray 1mo ago
mc34063ecd-tr.kicad_mod Publish 0.1.0 · Ray 1mo ago
mc34063ecd-tr.kicad_sym Publish 0.1.0 · Ray 1mo ago
mc34063ecd-tr.lbr Publish 0.1.0 · Ray 1mo ago
mc34063ecd-tr.step Publish 0.1.0 · Ray 1mo ago
package.json mc34063ecd-tr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
page.json mc34063ecd-tr: specified limits as data (metadata.characteristics, 31 rows from the datasheet) · Ray 26d ago
README.md mc34063ecd-tr: specified limits as data (metadata.characteristics, 31 rows from the datasheet) · Ray 26d ago

MC34063ECD-TR

STMicroelectronics · DC-DC Converters · SOIC-8

MC34063ECD-TR from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SWC output Switch collector for the internal output transistor; rated for 1.5 A maximum at 40 V.
2 SWE output Switch emitter for the internal output transistor; rated for 1.5 A maximum at 40 V.
3 TC passive Timing capacitor connection for oscillator frequency setting; connect external capacitor for desired switching frequency.
4 GND power_in Ground reference and power return for the device.
5 CII input Comparator inverting input for feedback regulation via external resistor divider network.
6 VCC power_in Power supply input voltage; 3 V to 40 V operating range with 0.625 W maximum dissipation for SO-8.
7 IPK input Current limit sense input; connect to sense resistor at switch emitter for peak current limiting.
8 DRC output Voltage driver collector output for external transistor control; 100 mA maximum at 40 V.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power supply voltage VCC 50 V 5
Comparator input voltage range VIR -0.3 40 V 5
Switch collector voltage VSWC 40 V 5
Switch emitter voltage VSWE 40 V VSWC = 40V 5
Switch collector to emitter voltage VCE 40 V 5
Driver collector voltage VDC 40 V 5
Driver collector current IDC 100 mA 5
Switch current ISW 1.5 A 5
Power dissipation for SO-8 PTOT 0.625 W TA = 25°C 5
Operating junction temperature TJ 150 °C 5
Storage temperature range TSTG -40 150 °C 5
Operating ambient temperature range TOP 0 70 °C EC series 5
Operating supply voltage VCC 3 40 V Features: operating from 3 V to 40 V 1
Reference accuracy -2 2 % 1
Oscillator frequency fOSC 24 33 42 kHz VPIN5 = 0V, CT = 1 nF, TA = 25°C 6
Charge current ICHG 24 33 42 µA VCC = 5 to 40V, TA = 25°C 6
Discharge current IDISCHG 140 200 260 µA VCC = 5 to 40V, TA = 25°C 6
Discharge to charge current ratio IDISCHG/ICHG 5.2 6.2 7.5 µA PIN 7 = VCC, TA = 25°C 6
Current limit sense voltage VIPK(sense) 250 300 350 mV ICHG = IDISCHG, TA = 25°C 6
Saturation voltage, Darlington connection VCE(sat) 1 1.3 V ISW = 1 A, PIN 1, 8 connected 6
Saturation voltage, forced VCE(sat) 0.45 0.7 V ISW = 1 A, RPIN8 = 82 to VCC, Forced ~ 20 6
DC current gain hFE 50 120 ISW = 1 A, VCE = 5 V, TA = 25°C 6
Collector off-state current IC(off) 0.01 100 µA VCE = 40 V 6
Threshold voltage VTH 1.225 1.25 1.275 V TA = 25°C 6
Threshold voltage over temperature VTH 1.21 1.29 V TA = TLOW to THIGH 6
Threshold voltage line regulation Regline 1 5 mV VCC = 3 to 40 V 6
Input bias current IIB -5 -400 nA VIN = 0 V 6
Supply current, MC34063E ICC 1.5 4 mA VCC = 5 to 40 V, CT = 1 nF, PIN 7 = VCC, VPIN5 >VTH, PIN 2 = GND, remaining pins open 7
Start-up voltage, MC34063E VSTART-UP 1.5 V TA = 25°C, CT = 1 µF, PIN 5 = 0 7
Thermal resistance junction-ambient, SO-8 RthJA 160 °C/W Depends on PCB thermal design 5
Thermal resistance junction-case, SO-8 RthJC 20 °C/W 5

CAD (KiCad official)

  • Symbol: MC34063ECD-TR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: mc34063ecd-tr-etched.step / mc34063ecd-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc34063ecd-tr.step / mc34063ecd-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (23 pp, sha256 90208f64b7a5ca67, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF