main
Ray Publish 0.1.0 ed47b40 2d ago
{
  "slug": "mc14082bdg",
  "version": "0.1.0",
  "type": "component",
  "description": "onsemi Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "logic ics",
    "mc14082bdg",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "mc14082bdg.kicad_sym",
    "mc14082bdg.kicad_mod",
    "mc14082bdg.glb",
    "mc14082bdg.step",
    "mc14082bdg.lbr",
    "docs/hero.png",
    "docs/mc14082bdg-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "mc14082bdg-hero.glb",
    "mc14082bdg-hero.overlay.json",
    "mc14082bdg-etched.glb"
  ],
  "component": {
    "mpn": "MC14082BDG",
    "manufacturer": "onsemi",
    "package": "SOIC-14",
    "pin_count": 14,
    "category": "Logic ICs",
    "subcategory": "Gates",
    "datasheet": "https://www.onsemi.com/pdf/datasheet/mc14082b-d.pdf",
    "parts": {
      "symbol": "mc14082bdg.kicad_sym",
      "footprint": "mc14082bdg.kicad_mod",
      "model_3d": "mc14082bdg-hero.glb",
      "model_3d_plain": "mc14082bdg-etched.glb",
      "model_3d_step": "mc14082bdg-etched.step",
      "model_3d_step_plain": "mc14082bdg.step",
      "lbr": "mc14082bdg.lbr"
    },
    "distributor_links": {
      "lcsc": "C897258",
      "digikey": "MC14082BDGOS-ND",
      "mouser": "863-MC14082BDG"
    },
    "distributor_check": {
      "checked_at": "2026-10-28T22:50:02Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "MC14082BDGOS-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "863-MC14082BDG",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "OUTA",
        "type": "output",
        "description": "Buffered output of gate A (dual 4-input AND); maximum output current is 10 mA per pin."
      },
      {
        "number": "2",
        "name": "IN 1A",
        "type": "input",
        "description": "Gate A input 1; inputs must be held between VSS and VDD, and unused AND-gate inputs must be connected to VDD."
      },
      {
        "number": "3",
        "name": "IN 2A",
        "type": "input",
        "description": "Gate A input 2; inputs must be held between VSS and VDD, and unused AND-gate inputs must be connected to VDD."
      },
      {
        "number": "4",
        "name": "IN 3A",
        "type": "input",
        "description": "Gate A input 3; inputs must be held between VSS and VDD, and unused AND-gate inputs must be connected to VDD."
      },
      {
        "number": "5",
        "name": "IN 4A",
        "type": "input",
        "description": "Gate A input 4; inputs must be held between VSS and VDD, and unused AND-gate inputs must be connected to VDD."
      },
      {
        "number": "6",
        "name": "NC",
        "type": "unconnected",
        "description": "No connection (NC) per the datasheet logic-diagram note."
      },
      {
        "number": "7",
        "name": "VSS",
        "type": "power_in",
        "description": "Negative supply / ground reference; all voltages are referenced to VSS."
      },
      {
        "number": "8",
        "name": "NC",
        "type": "unconnected",
        "description": "No connection (NC) per the datasheet logic-diagram note."
      },
      {
        "number": "9",
        "name": "IN 1B",
        "type": "input",
        "description": "Gate B input 1; inputs must be held between VSS and VDD, and unused AND-gate inputs must be connected to VDD."
      },
      {
        "number": "10",
        "name": "IN 2B",
        "type": "input",
        "description": "Gate B input 2; inputs must be held between VSS and VDD, and unused AND-gate inputs must be connected to VDD."
      },
      {
        "number": "11",
        "name": "IN 3B",
        "type": "input",
        "description": "Gate B input 3; inputs must be held between VSS and VDD, and unused AND-gate inputs must be connected to VDD."
      },
      {
        "number": "12",
        "name": "IN 4B",
        "type": "input",
        "description": "Gate B input 4; inputs must be held between VSS and VDD, and unused AND-gate inputs must be connected to VDD."
      },
      {
        "number": "13",
        "name": "OUTB",
        "type": "output",
        "description": "Buffered output of gate B (dual 4-input AND); maximum output current is 10 mA per pin."
      },
      {
        "number": "14",
        "name": "VDD",
        "type": "power_in",
        "description": "Positive supply, 3.0 Vdc to 18 Vdc with respect to VSS (absolute maximum −0.5 V to +18.0 V)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The datasheet pin assignment is a drawing. In the extracted text the MC14082B pin names are not prin; NC pins 6 and 8 come from the logic-diagram note on page 2 ('NC = 6, 8') and are consistent with the; Pin descriptions are limited to the datasheet's general statements (buffered outputs, 10 mA per pin "
        ],
        "pages_sent": 13,
        "cost_usd": 0.0879,
        "at": "2026-10-28T22:49:44"
      },
      "datasheet": {
        "url": "https://www.onsemi.com/pdf/datasheet/mc14082b-d.pdf",
        "pages": 13,
        "sha256": "eb3b534bdf6b15cd",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 14,
        "described": 14,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "mc14082bdg.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          8.7,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
        "checked": "2026-10-28",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "mc14082bdg-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6.0,
          8.7,
          1.75
        ],
        "zmin_mm": -0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "40e4c7119b60f18309e2f46654a14ccf55de852927984ccf80ea521f04c51153",
        "checked": "2026-10-28",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ],
    "package_dims": {
      "package_code": "SOIC-14 NB (CASE 751A-03)",
      "source_page": 10,
      "D": {
        "nom_mm": 8.65,
        "range_mm": [
          8.55,
          8.75
        ]
      },
      "E1": {
        "nom_mm": 3.9,
        "range_mm": [
          3.8,
          4.0
        ]
      },
      "E": {
        "nom_mm": 6.0,
        "range_mm": [
          5.8,
          6.2
        ]
      },
      "e": {
        "nom_mm": 1.27,
        "range_mm": [
          null,
          null
        ]
      },
      "A": {
        "nom_mm": 1.55,
        "range_mm": [
          1.35,
          1.75
        ]
      },
      "source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
      "model_check": {
        "file": "mc14082bdg.step",
        "verdict": "PASS",
        "reasons": [
          "height and body within the datasheet's package drawing"
        ],
        "by": "factory/package_fit.py"
      }
    }
  }
}