main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs mc14051bdtr2g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 1mo ago
mc14051bdtr2g-etched.fit.json mc14051bdtr2g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
mc14051bdtr2g-etched.glb mc14051bdtr2g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
mc14051bdtr2g-etched.step mc14051bdtr2g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
mc14051bdtr2g.glb Publish 0.1.0 · Ray 1mo ago
mc14051bdtr2g.kicad_mod Publish 0.1.0 · Ray 1mo ago
mc14051bdtr2g.kicad_sym Publish 0.1.0 · Ray 1mo ago
mc14051bdtr2g.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect and oval pad as a SQUARE EAGLE smd; this carries the real pad shape across (0 -> 16 rounded pads) and stops dropping geometry drawn on KiCad User.N layers. Attributes, connects, pads and the pin-1 marker are gated against decreasing and are unchanged. · Ray 1mo ago
mc14051bdtr2g.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.2.0 · Ray 1mo ago
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 1mo ago
page.json Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout") · Ray 7d ago
README.md mc14051bdtr2g: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 17d ago

MC14051BDTR2G

onsemi · Analog Switches, Multiplexers · TSSOP-16

MC14051BDTR2G from onsemi, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 X4 bidirectional Analog switch I/O channel 4. Connected to common X (pin 3) when select code C=1, B=0, A=0 and INH=0. Signal range VEE to VDD.
2 X6 bidirectional Analog switch I/O channel 6. Connected to common X (pin 3) when select code C=1, B=1, A=0 and INH=0. Signal range VEE to VDD.
3 X bidirectional Common analog I/O for the 8:1 multiplexer/demultiplexer. Routed to one of X0..X7 by the ABC select code when INH=0; high-impedance when INH=1.
4 X7 bidirectional Analog switch I/O channel 7. Connected to common X (pin 3) when select code C=1, B=1, A=1 and INH=0. Signal range VEE to VDD.
5 X5 bidirectional Analog switch I/O channel 5. Connected to common X (pin 3) when select code C=1, B=0, A=1 and INH=0. Signal range VEE to VDD.
6 INH input Inhibit (active-high). When INH=1, all eight channels are turned off (common X is high-impedance to all Xn). Referenced to VSS; VIL max 4.5 V and VIH min 5.5 V at VDD=10 V.
7 VEE power_in Negative analog supply rail. Sets the lower bound of the analog signal range on X and X0..X7. Must satisfy VEE ≤ VSS; VDD − VEE range 3.0 to 18 V.
8 VSS power_in Digital ground / logic reference for control inputs (INH, A, B, C). Typically tied to system ground; must be ≥ VEE.
9 C input Binary select input C (MSB of the 3-bit channel address). Combined with B and A selects which of X0..X7 connects to X. Referenced to VSS.
10 B input Binary select input B (middle bit of the 3-bit channel address). Referenced to VSS.
11 A input Binary select input A (LSB of the 3-bit channel address). Referenced to VSS.
12 X3 bidirectional Analog switch I/O channel 3. Connected to common X (pin 3) when select code C=0, B=1, A=1 and INH=0.
13 X0 bidirectional Analog switch I/O channel 0. Connected to common X (pin 3) when select code C=0, B=0, A=0 and INH=0.
14 X1 bidirectional Analog switch I/O channel 1. Connected to common X (pin 3) when select code C=0, B=0, A=1 and INH=0.
15 X2 bidirectional Analog switch I/O channel 2. Connected to common X (pin 3) when select code C=0, B=1, A=0 and INH=0.
16 VDD power_in Positive supply rail for the digital control section and level converter. 3.0 to 18 V referenced to VSS; also sets the upper bound of the analog signal range on the switch pins.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-16
Category Interface
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • MC14051BDTR2G
  • MC14051BDTR2GDTG
  • MC14051BDTR2GDR2G
  • MC14051BDTR2GDG

CAD (KiCad official)

  • Symbol: MC14051BDTR2G
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: mc14051bdtr2g-etched.step / mc14051bdtr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc14051bdtr2g.step / mc14051bdtr2g.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
mc14051bdtr2g.step 205 KB You want the bare part, or you mark your own boards.
mc14051bdtr2g-etched.step 2.9 MB You want the part with MC14051BDTR2G already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 723 faces against 255 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (11 pp, sha256 b980ba9c7a734408, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF