main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs mc14024bdg: hero re-rendered with the chip (after the 10-30 render outage) · Ray 20h ago
viewers mc14024bdg: viewers · Ray 20h ago
mc14024bdg-etched.glb Publish 0.1.0 · Ray 20h ago
mc14024bdg-etched.step mc14024bdg: factory component page (tier=mfr) · Ray 20h ago
mc14024bdg-hero.glb mc14024bdg: hero GLB from the etched model (keeps the MPN mark) · Ray 20h ago
mc14024bdg-hero.overlay.json Publish 0.1.0 · Ray 20h ago
mc14024bdg.glb Publish 0.1.0 · Ray 20h ago
mc14024bdg.kicad_mod Publish 0.1.0 · Ray 20h ago
mc14024bdg.kicad_sym Publish 0.1.0 · Ray 20h ago
mc14024bdg.lbr Publish 0.1.0 · Ray 20h ago
mc14024bdg.step Publish 0.1.0 · Ray 20h ago
package.json Publish 0.1.0 · Ray 20h ago
page.json Set visibility: public · Ray 20h ago
README.md Publish 0.1.0 · Ray 20h ago
verification.json Verified: Published by the parts factory: tier mfr, 14 pins · Ray 20h ago

MC14024BDG

onsemi · Counters / Dividers · SOIC-14

MC14024BDG from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CLOCK input Clock input with hysteresis for increased noise immunity; outputs advance one count on the falling edge of the clock pulse.
2 RESET input Reset input with standard noise immunity; a high level forces all outputs low.
3 Q7 output Buffered counter stage 7 output (divide by 128), able to drive two low-power TTL loads or one low-power Schottky TTL load.
4 Q6 output Buffered counter stage 6 output (divide by 64), able to drive two low-power TTL loads or one low-power Schottky TTL load.
5 Q5 output Buffered counter stage 5 output (divide by 32), able to drive two low-power TTL loads or one low-power Schottky TTL load.
6 Q4 output Buffered counter stage 4 output (divide by 16), able to drive two low-power TTL loads or one low-power Schottky TTL load.
7 VSS power_in Negative supply (ground) pin, VSS = pin 7; voltages are referenced to it.
8 NC unconnected No connection.
9 Q3 output Buffered counter stage 3 output (divide by 8), able to drive two low-power TTL loads or one low-power Schottky TTL load.
10 NC unconnected No connection.
11 Q2 output Buffered counter stage 2 output (divide by 4), able to drive two low-power TTL loads or one low-power Schottky TTL load.
12 Q1 output Buffered counter stage 1 output (divide by 2), able to drive two low-power TTL loads or one low-power Schottky TTL load.
13 NC unconnected No connection.
14 VDD power_in Positive supply, VDD = pin 14, with a supply voltage range of 3.0 Vdc to 18 Vdc (absolute maximum -0.5 to +18.0 V).

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC Supply Voltage Range VDD -0.5 18 V 1
Input or Output Voltage Range (DC or Transient); upper limit printed as VDD + 0.5 V Vin, Vout -0.5 V DC or Transient 1
Input or Output Current per Pin Iin, Iout -10 10 mA DC or Transient 1
Power Dissipation, per Package PD 500 mW Note 1 1
Ambient Temperature Range TA -55 125 °C 1
Storage Temperature Range Tstg -65 150 °C 1
Lead Temperature TL 260 °C 8-second soldering 1
Supply Voltage Range (Features) VDD 3 18 Vdc 1
Power Dissipation Derating, D/DW Packages PD -7 mW/C From 65C to 125C (Note 1) 1
Output Voltage '0' Level, VDD = 5.0 VOL 0 0.05 Vdc VDD = 5.0 Vdc, Vin = VDD or 0, TA = 25C 3
Output Voltage '0' Level, VDD = 10 VOL 0 0.05 Vdc VDD = 10 Vdc, Vin = VDD or 0, TA = 25C 3
Output Voltage '0' Level, VDD = 15 VOL 0 0.05 Vdc VDD = 15 Vdc, Vin = VDD or 0, TA = 25C 3
Output Voltage '1' Level, VDD = 5.0 VOH 4.95 5 Vdc VDD = 5.0 Vdc, Vin = 0 or VDD, TA = 25C 3
Output Voltage '1' Level, VDD = 10 VOH 9.95 10 Vdc VDD = 10 Vdc, Vin = 0 or VDD, TA = 25C 3
Output Voltage '1' Level, VDD = 15 VOH 14.95 15 Vdc VDD = 15 Vdc, Vin = 0 or VDD, TA = 25C 3
Input Voltage '0' Level, VDD = 5.0 VIL 2.25 1.5 Vdc VDD = 5.0 Vdc, VO = 4.5 or 0.5 Vdc, TA = 25C 3
Input Voltage '0' Level, VDD = 10 VIL 4.5 3 Vdc VDD = 10 Vdc, VO = 9.0 or 1.0 Vdc, TA = 25C 3
Input Voltage '0' Level, VDD = 15 VIL 6.75 4 Vdc VDD = 15 Vdc, VO = 13.5 or 1.5 Vdc, TA = 25C 3
Input Voltage '1' Level, VDD = 5.0 VIH 3.5 2.75 Vdc VDD = 5.0 Vdc, VO = 0.5 or 4.5 Vdc, TA = 25C 3
Input Voltage '1' Level, VDD = 10 VIH 7 5.5 Vdc VDD = 10 Vdc, VO = 1.0 or 9.0 Vdc, TA = 25C 3
Input Voltage '1' Level, VDD = 15 VIH 11 8.25 Vdc VDD = 15 Vdc, VO = 1.5 or 13.5 Vdc, TA = 25C 3
Output Drive Current Source, VDD = 5.0, VOH = 2.5 Vdc IOH -2.4 -4.2 mAdc VDD = 5.0 Vdc, VOH = 2.5 Vdc, TA = 25C 3
Output Drive Current Source, VDD = 5.0, VOH = 4.6 Vdc IOH -0.51 -0.88 mAdc VDD = 5.0 Vdc, VOH = 4.6 Vdc, TA = 25C 3
Output Drive Current Source, VDD = 10, VOH = 9.5 Vdc IOH -1.3 -2.25 mAdc VDD = 10 Vdc, VOH = 9.5 Vdc, TA = 25C 3
Output Drive Current Source, VDD = 15, VOH = 13.5 Vdc IOH -3.4 -8.8 mAdc VDD = 15 Vdc, VOH = 13.5 Vdc, TA = 25C 3
Output Drive Current Sink, VDD = 5.0, VOL = 0.4 Vdc IOL 0.51 0.88 mAdc VDD = 5.0 Vdc, VOL = 0.4 Vdc, TA = 25C 3
Output Drive Current Sink, VDD = 10, VOL = 0.5 Vdc IOL 1.3 2.25 mAdc VDD = 10 Vdc, VOL = 0.5 Vdc, TA = 25C 3
Output Drive Current Sink, VDD = 15, VOL = 1.5 Vdc IOL 3.4 8.8 mAdc VDD = 15 Vdc, VOL = 1.5 Vdc, TA = 25C 3
Input Current Iin -0.1 1e-05 0.1 Adc VDD = 15 Vdc, TA = 25C 3
Input Capacitance Cin 5 7.5 pF Vin = 0 3
Quiescent Current (Per Package), VDD = 5.0 IDD 0.005 5 Adc VDD = 5.0 Vdc, per package, TA = 25C 3
Quiescent Current (Per Package), VDD = 10 IDD 0.01 10 Adc VDD = 10 Vdc, per package, TA = 25C 3
Quiescent Current (Per Package), VDD = 15 IDD 0.015 20 Adc VDD = 15 Vdc, per package, TA = 25C 3
Propagation Delay Time Clock to Q1, VDD = 5.0 tPLH, tPHL 380 600 ns VDD = 5.0 Vdc, CL = 50 pF, TA = 25C 4
Propagation Delay Time Clock to Q1, VDD = 10 tPLH, tPHL 150 230 ns VDD = 10 Vdc, CL = 50 pF, TA = 25C 4
Propagation Delay Time Clock to Q1, VDD = 15 tPLH, tPHL 110 175 ns VDD = 15 Vdc, CL = 50 pF, TA = 25C 4
Propagation Delay Time Clock to Q7, VDD = 5.0 tPLH, tPHL 1000 2000 ns VDD = 5.0 Vdc, CL = 50 pF, TA = 25C 4
Propagation Delay Time Clock to Q7, VDD = 10 tPLH, tPHL 400 750 ns VDD = 10 Vdc, CL = 50 pF, TA = 25C 4
Propagation Delay Time Clock to Q7, VDD = 15 tPLH, tPHL 300 565 ns VDD = 15 Vdc, CL = 50 pF, TA = 25C 4
Propagation Delay Time Reset to Qn, VDD = 5.0 tPLH, tPHL 500 800 ns VDD = 5.0 Vdc, CL = 50 pF, TA = 25C 4
Propagation Delay Time Reset to Qn, VDD = 10 tPLH, tPHL 250 400 ns VDD = 10 Vdc, CL = 50 pF, TA = 25C 4
Propagation Delay Time Reset to Qn, VDD = 15 tPLH, tPHL 180 300 ns VDD = 15 Vdc, CL = 50 pF, TA = 25C 4
Output Rise and Fall Time, VDD = 5.0 tTLH, tTHL 100 200 ns VDD = 5.0 Vdc, CL = 50 pF, TA = 25C 4
Output Rise and Fall Time, VDD = 10 tTLH, tTHL 50 100 ns VDD = 10 Vdc, CL = 50 pF, TA = 25C 4
Output Rise and Fall Time, VDD = 15 tTLH, tTHL 40 80 ns VDD = 15 Vdc, CL = 50 pF, TA = 25C 4
Quiescent Current (Per Package), VDD = 5.0, TA = -55 C IDD 5 Adc VDD = 5.0 Vdc, per package, TA = -55C 3
Quiescent Current (Per Package), VDD = 10, TA = -55 C IDD 10 Adc VDD = 10 Vdc, per package, TA = -55C 3
Quiescent Current (Per Package), VDD = 15, TA = -55 C IDD 20 Adc VDD = 15 Vdc, per package, TA = -55C 3
Quiescent Current (Per Package), VDD = 5.0, TA = 125 C IDD 150 Adc VDD = 5.0 Vdc, per package, TA = 125C 3
Quiescent Current (Per Package), VDD = 10, TA = 125 C IDD 300 Adc VDD = 10 Vdc, per package, TA = 125C 3
Quiescent Current (Per Package), VDD = 15, TA = 125 C IDD 600 Adc VDD = 15 Vdc, per package, TA = 125C 3
Input Current, TA = -55 C Iin -0.1 0.1 Adc VDD = 15 Vdc, TA = -55C 3
Input Current, TA = 125 C Iin -1 1 Adc VDD = 15 Vdc, TA = 125C 3
Output Drive Current Source, VDD = 5.0, VOH = 2.5 Vdc, TA = 125 C IOH -1.7 mAdc VDD = 5.0 Vdc, VOH = 2.5 Vdc, TA = 125C 3
Output Drive Current Source, VDD = 5.0, VOH = 4.6 Vdc, TA = 125 C IOH -0.36 mAdc VDD = 5.0 Vdc, VOH = 4.6 Vdc, TA = 125C 3
Output Drive Current Source, VDD = 10, VOH = 9.5 Vdc, TA = 125 C IOH -0.9 mAdc VDD = 10 Vdc, VOH = 9.5 Vdc, TA = 125C 3
Output Drive Current Source, VDD = 15, VOH = 13.5 Vdc, TA = 125 C IOH -2.4 mAdc VDD = 15 Vdc, VOH = 13.5 Vdc, TA = 125C 3
Output Drive Current Sink, VDD = 5.0, VOL = 0.4 Vdc, TA = 125 C IOL 0.36 mAdc VDD = 5.0 Vdc, VOL = 0.4 Vdc, TA = 125C 3
Output Drive Current Sink, VDD = 10, VOL = 0.5 Vdc, TA = 125 C IOL 0.9 mAdc VDD = 10 Vdc, VOL = 0.5 Vdc, TA = 125C 3
Output Drive Current Sink, VDD = 15, VOL = 1.5 Vdc, TA = 125 C IOL 2.4 mAdc VDD = 15 Vdc, VOL = 1.5 Vdc, TA = 125C 3

CAD (KiCad official)

  • Symbol: MC14024BDG
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: mc14024bdg-etched.step / mc14024bdg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc14024bdg.step / mc14024bdg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (9 pp, sha256 77e0174ce4cba394, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF