main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs mc14001bdr2g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers mc14001bdr2g: viewers · Ray 2mo ago
mc14001bdr2g-etched.fit.json mc14001bdr2g: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
mc14001bdr2g-etched.glb mc14001bdr2g: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray 14d ago
mc14001bdr2g-etched.step mc14001bdr2g: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray 14d ago
mc14001bdr2g.glb Publish 0.1.0 · Ray 2mo ago
mc14001bdr2g.kicad_mod Publish 0.1.0 · Ray 2mo ago
mc14001bdr2g.kicad_sym Publish 0.1.0 · Ray 2mo ago
mc14001bdr2g.lbr mc14001bdr2g: factory component page (tier=mfr) · Ray 2mo ago
mc14001bdr2g.step Publish 0.1.0 · Ray 2mo ago
package.json Publish 0.1.0 · Ray 2mo ago
page.json mc14001bdr2g: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bod… · Ray 14d ago
README.md mc14001bdr2g: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

MC14001BDR2G

onsemi · Gates · SOIC-14

MC14001BDR2G from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN1A input Gate A input 1. CMOS logic input, V_IL max 1.5 V @ VDD=5 V, V_IH min 3.5 V @ VDD=5 V. Input current ±0.1 µA typ.
2 IN2A input Gate A input 2. CMOS logic input for the second input of NOR gate A. Unused inputs must be tied to VSS or VDD.
3 OUTA output Gate A output. NOR of IN1A and IN2A. Drives two low-power TTL loads; source/sink drive typically ~0.88 mA @ VDD=5 V.
4 OUTB output Gate B output. NOR of IN1B and IN2B.
5 IN1B input Gate B input 1. CMOS logic input.
6 IN2B input Gate B input 2. CMOS logic input.
7 VSS power_in Negative supply / ground reference. Typically 0 V. All voltages in the datasheet are referenced to VSS.
8 IN1C input Gate C input 1. CMOS logic input.
9 IN2C input Gate C input 2. CMOS logic input.
10 OUTC output Gate C output. NOR of IN1C and IN2C.
11 OUTD output Gate D output. NOR of IN1D and IN2D.
12 IN1D input Gate D input 1. CMOS logic input.
13 IN2D input Gate D input 2. CMOS logic input.
14 VDD power_in Positive supply voltage. 3.0 V to 18 V operating range (absolute max −0.5 V to +18 V). Bypass locally with a ceramic capacitor.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • MC14001BDG
  • MC14001BDR2G
  • MC14001BDR2GNLV14001BDG
  • MC14001BDR2GNLV14001BDR2G
  • MC14001BDTR2G
  • MC14001BDR2GNLV14001BDTR2G
  • MC14001BFELG

CAD (KiCad official)

  • Symbol: MC14001BDR2G
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: mc14001bdr2g-etched.step / mc14001bdr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc14001bdr2g.step / mc14001bdr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (13 pp, sha256 eb3b534bdf6b15cd, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF