component

MAX97220BETE+T

Public Made by Adom

by adom

Maxim Integrated Audio Power OpAmps, TQFN-16-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentamplifiersmax97220bete+tfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MAX97220BETE+T

Maxim Integrated · Audio Power OpAmps · TQFN-16-EP(3x3)

MAX97220BETE+T from Maxim Integrated, in a TQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PVDD power_in Charge-pump power-supply input; bypass to PGND with 1µF.
2 C1P passive Positive flying capacitor connection; connect a 1µF capacitor between C1P and C1N.
3 PGND power_in Power ground; connect PGND and SGND together at the system ground plane.
4 C1N passive Negative flying capacitor connection; connect a 1µF capacitor between C1P and C1N.
5 PVSS power_out Negative charge-pump output; bypass to PGND with 1µF.
6 SGND power_in Signal ground; connect PGND and SGND together at the system ground plane.
7 INR+ input Right positive polarity input.
8 INR- input Right negative polarity input.
9 SVDD2 power_in Signal path power-supply input; bypass to PGND with 1µF and connect directly to PVDD.
10 OUTR output Right DirectDrive output.
11 BIAS passive Internal supply node; bypass to PGND with 0.1µF and do not connect external loads to it.
12 OUTL output Left DirectDrive output.
13 SVDD power_in Signal path power-supply input; bypass to PGND with 1µF and connect directly to PVDD.
14 INL- input Left negative polarity input.
15 INL+ input Left positive polarity input.
16 SHDN input Active-low shutdown; drive SHDN high for normal operation.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Maxim Integrated
Package TQFN-16-EP(3x3)
Category Amplifiers
Pins 17

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage Range PVDD, SVDD_ 2.5 5.5 V Guaranteed by PSRR test 2
Operating Temperature Range -40 85 °C 2
Supply voltage SVDD, SVDD2, PVDD -0.3 6 V All voltages referenced to PGND 2
PVSS and BIAS -6 0.3 V All voltages referenced to PGND 2
SGND -0.3 0.3 V All voltages referenced to PGND 2
OUTL and OUTR -4.5 4.5 V All voltages referenced to PGND 2
SHDN -0.3 6 V All voltages referenced to PGND 2
Continuous Current Into/Out of All Pins 20 mA 2
Junction Temperature 150 °C 2
Storage Temperature Range -65 150 °C 2
Lead Temperature (soldering, 10s) 300 °C Soldering, 10s 2
Soldering Temperature (reflow) 260 °C Reflow 2
Turn-On Time tON 117 130 143 ms Shutdown to full operation time, B/D versions 2
Quiescent Supply Current IPVDD 5 9 mA No load, TA = +25°C, B/C/D/E versions 2
Shutdown Supply Current IPVDD_SD 1 10 µA SHDN = 0, TA = +25°C 2
Undervoltage Lockout UVLO 2.35 V PVDD falling 2
Output Signal Attenuation in Shutdown 76 dB VSHDN = 0V, RL = 10kΩ, A/B/E versions 2
Output Offset Voltage VOS 350 µV Unity gain, TA = +25°C 2
Power-Supply Rejection Ratio PSRR 74 90 dB VPVDD = VSVDD_ = 2.5V to 5.5V, A/B/E versions 3
Power-Supply Rejection Ratio at 217 Hz PSRR 78 dB fIN = 217Hz, 200mVP-P ripple 3
Power-Supply Rejection Ratio at 10 kHz PSRR 63 dB fIN = 10kHz, 200mVP-P ripple 3
Common-Mode Rejection Ratio CMRR 70 86 dB -VPVDD/2 ≤ VCM ≤ +VPVDD/2, A/B/E versions 3
Output Voltage Swing VOUT 3 VRMS 1kHz, 600Ω load, THD+N < 0.1% 3
Output Voltage Swing at 3.3V VOUT 2.15 VRMS 1kHz, RL = 600Ω, VPVDD = VSVDD_ = 3.3V, THD+N < 0.1% 3
Output Voltage Swing into 10kΩ VOUT 3.5 VRMS 1kHz, RL = 10kΩ load, THD+N < 0.1% 3
Output Power POUT 40 110 mW RL = 16Ω, THD+N = 1% 3
Output Power into 32Ω POUT 125 mW RL = 32Ω, THD+N = 1% 3
Signal-to-Noise Ratio SNR 112.5 dB VOUT = 3VRMS, THD+N = 0.1%, A-weighted, RIN = RF = 10kΩ, RL = 1kΩ, A/B/E versions 3
Signal-to-Noise Ratio at 3.3V SNR 109 dB VOUT = 2VRMS, VPVDD = 3.3V, THD+N = 0.1%, A-weighted, RIN = RF = 10kΩ, RL = 600Ω, A/B/E versions 3
Output Noise Voltage VN 7 µV A-weighted, RIN = RF = 10kΩ, A/B/E versions 4
Maximum Capacitive Load Drive CL 470 pF 4
External Feedback Resistor Range RF 4.7 20 100 kΩ A/B/E versions 4
Oscillator Frequency fOSC 450 500 550 kHz 4
Click-and-Pop Level into shutdown KCP -70 dBV 32 samples per second, A-weighted, RL = 10kΩ, unity gain, into shutdown 5
Click-and-Pop Level out of shutdown KCP -70 dBV 32 samples per second, A-weighted, RL = 10kΩ, unity gain, out of shutdown 5
SHDN Input Logic-High VIH 1.4 V 5
SHDN Input Logic-Low VIL 0.4 V 5
SHDN Input Leakage Current High IIH 1 µA TA = +25°C 5
SHDN Input Leakage Current Low IIL 1 µA TA = +25°C 5
Junction-to-Case Thermal Resistance θJC 7 °C/W TQFN 2

CAD (KiCad official)

  • Symbol: MAX97220BETE+T
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: TQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: max97220bete-t-etched.step / max97220bete-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max97220bete-t.step / max97220bete-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Maxim Integrated datasheet (19 pp, sha256 0aa2db00695ae390, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF