component
MAX9202ESD+T
Public Made by Adomby adom
Maxim Integrated Comparators, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMAX9202ESD+T
Maxim Integrated · Comparators · SOIC-14
MAX9202ESD+T from Maxim Integrated, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | INA- | input | Negative input of comparator A; common-mode range is VEE - 0.1V to VCC - 2.25V. |
| 2 | INA+ | input | Positive input of comparator A; common-mode range is VEE - 0.1V to VCC - 2.25V. |
| 3 | GND | power_in | Ground (digital ground reference for VDD and the TTL outputs and latch inputs). |
| 4 | LATCHA | input | TTL-compatible latch input for channel A; output state is held when driven low, transparent when high (threshold 0.8V to 2V). |
| 5 | OUTA | output | TTL output of comparator A with active internal pullup; VOH min 3.0V at 1mA source, VOL max 0.4V at 8mA sink. |
| 6 | N.C. | unconnected | No connection. |
| 7 | VEE | power_in | Negative analog supply and substrate; ground for single-supply operation or -5V for split supply. |
| 8 | INB- | input | Negative input of comparator B; common-mode range is VEE - 0.1V to VCC - 2.25V. |
| 9 | INB+ | input | Positive input of comparator B; common-mode range is VEE - 0.1V to VCC - 2.25V. |
| 10 | VDD | power_in | Positive digital supply, 4.75V to 5.25V (absolute maximum +7V). |
| 11 | LATCHB | input | TTL-compatible latch input for channel B; output state is held when driven low, transparent when high (threshold 0.8V to 2V). |
| 12 | OUTB | output | TTL output of comparator B with active internal pullup; VOH min 3.0V at 1mA source, VOL max 0.4V at 8mA sink. |
| 13 | N.C. | unconnected | No connection. |
| 14 | VCC | power_in | Positive analog supply; VCC - VEE range is 4.75V to 10.5V (absolute maximum 12V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Maxim Integrated |
| Package | SOIC-14 |
| Category | Operational Amplifier/Comparator |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Analog Supply Voltage Range | VCC - VEE | 4.75 | 10.5 | V | Referenced to VEE | 2 | |
| Digital Supply Voltage Range | VDD | 4.75 | 5.25 | V | Referenced to GND | 2 | |
| Input Offset Voltage | VOS | 7.5 | mV | VCM = 0, VOUT = 1.4V, TA = -40°C to +85°C | 2 | ||
| Input Bias Current | IB | 1.25 | 5 | µA | IIN+ or IIN-, TA = +25°C | 2 | |
| Input Bias Current | IB | 7 | µA | IIN+ or IIN-, TA = -40°C to +85°C | 2 | ||
| Input Offset Current | IOS | 50 | 250 | nA | VCM = 0, VOUT = 1.4V, TA = +25°C | 2 | |
| Input Offset Current | IOS | 450 | nA | VCM = 0, VOUT = 1.4V, TA = -40°C to +85°C | 2 | ||
| Common-Mode Rejection Ratio | CMRR | 50 | 150 | µV/V | -5.1V<VCM<+2.75V, VOUT = 1.4V, TA = +25°C | 2 | |
| Common-Mode Rejection Ratio | CMRR | 250 | µV/V | -5.1V<VCM<+2.75V, VOUT = 1.4V, TA = -40°C to +85°C | 2 | ||
| Power-Supply Rejection Ratio | PSRR | 50 | 150 | µV/V | Note 3, TA = +25°C | 2 | |
| Power-Supply Rejection Ratio | PSRR | 250 | µV/V | Note 3, TA = -40°C to +85°C | 2 | ||
| Output High Voltage | VOH | 3 | 3.5 | V | (VIN+ - VIN-) > 250mV, ISOURCE = 1mA | 2 | |
| Output Low Voltage | VOL | 0.25 | 0.4 | V | (VIN+ - VIN-) < -250mV, ISINK = 8mA | 2 | |
| Latch Input Threshold Voltage High | VLH | 1.4 | 2 | V | Note 4 | 2 | |
| Latch Input Threshold Voltage Low | VLL | 0.8 | 1.4 | V | Note 4 | 2 | |
| Latch Input Current High | ILH | 0.5 | 3 | µA | VLH = 3.0V, Note 4 | 2 | |
| Latch Input Current Low | ILL | 0.5 | 3 | µA | VLL = 0.3V, Note 4 | 2 | |
| Input Capacitance | CIN | 4 | pF | 2 | |||
| Differential Input Impedance | RIND | 5 | MΩ | 2 | |||
| Common-Mode Input Impedance | RINCM | 5.5 | MΩ | 2 | |||
| Positive Analog Supply Current (MAX9202) | ICC | 2.5 | 4 | mA | Note 5 | 2 | |
| Negative Analog Supply Current (MAX9202) | IEE | 1.8 | 3 | mA | Note 5 | 3 | |
| Digital Supply Current (MAX9202) | IDD | 1 | 1.5 | mA | Note 5 | 3 | |
| Power Dissipation (MAX9202) | PD | 17 | 24 | mW | VCC = VDD = +5V, VEE = 0V | 3 | |
| Input-to-Output High Response Time | tPD+ | 7 | 9 | ns | VOD = 5mV, CL = 15pF, IOUT = 2mA, TA = +25°C | 3 | |
| Input-to-Output High Response Time | tPD+ | 12 | ns | VOD = 5mV, CL = 15pF, IOUT = 2mA, TA = -40°C to +85°C | 3 | ||
| Input-to-Output Low Response Time | tPD- | 7 | 9 | ns | VOD = 5mV, CL = 15pF, IOUT = 2mA, TA = +25°C | 3 | |
| Input-to-Output Low Response Time | tPD- | 12 | ns | VOD = 5mV, CL = 15pF, IOUT = 2mA, TA = -40°C to +85°C | 3 | ||
| Difference in Response Time Between Outputs | ΔtPD | 0.5 | 1.5 | ns | Note 7, TA = +25°C | 3 | |
| Difference in Response Time Between Outputs | ΔtPD | 2.5 | ns | Note 7, TA = -40°C to +85°C | 3 | ||
| Rise Time | tR | 2 | ns | CL = 15pF, IOUT = 2mA, TA = +25°C | 3 | ||
| Fall Time | tF | 1 | ns | CL = 15pF, IOUT = 2mA, TA = +25°C | 3 | ||
| Analog Supply Voltage (VCC - VEE) | VCC - VEE | 12 | V | 2 | |||
| Digital Supply Voltage | VDD | 7 | V | 2 | |||
| Operating Temperature Range | -45 | 85 | °C | 2 | |||
| Junction Temperature | 150 | °C | 2 | ||||
| Storage Temperature Range | -65 | 150 | °C | 2 | |||
| Lead Temperature | 300 | °C | soldering, 10s | 2 |
CAD (KiCad official)
- Symbol:
MAX9202ESD+T - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
max9202esd-t-etched.step/max9202esd-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);max9202esd-t.step/max9202esd-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Maxim Integrated datasheet (8 pp, sha256
b05b64a7a85afd72, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).