main
History Download
Ray Publish 0.1.0 42cc634 21d ago

MAX706ESA-HXY

HXY MOSFET · Supervisor And Reset ICs · SOP-8

MAX706ESA-HXY from HXY MOSFET, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 !MR input Manual reset input with an internal 20kΩ typical pull-up; pulling it low forces a reset.
2 VCC power_in Power supply input, with a 4.40V reset threshold on the 706 and a 4.8V to 5.5V supply range for the specified electrical characteristics.
3 GND power_in Ground.
4 PFI input Inverting input of the internal 1.25V comparator (threshold 1.25V typical); connect to GND or VCC when unused.
5 !PFO output Output of the internal 1.25V comparator.
6 WDI input Watchdog input; leaving it floating disables the watchdog function (watchdog timeout 1.6s typical).
7 !RESET output Active-low reset output, with a 200ms typical reset pulse width.
8 !WDO output Watchdog output.

Key specifications

Parameter Value
Manufacturer HXY MOSFET
Package SOP-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating supply voltage (E grade, 705/6/7/8xE row) VCC 1.2 5.5 V 5
Supply current, VCC < 3.6V (706xE) ICC 75 140 µA VCC < 3.6V, MR = VCC, WDI open 5
Supply current, VCC < 5.5V (706xE) ICC 75 140 µA VCC < 5.5V, MR = VCC, WDI open 5
Reset threshold (706, 708 row) VRT 4.25 4.4 4.5 V 5
!MR pulse width tMR 150 ns 4.5V < VCC < 5.5V 5
!MR to RESET output delay tMD 250 ns 4.5V < VCC < 5.5V 6
!MR input high threshold VIH 2 V 4.5V < VCC < 5.5V 6
!MR input low threshold VIL 0.8 V 4.5V < VCC < 5.5V 6
!MR input low threshold VIL 0.6 V VRST (MAX) < VCC < 4.5V 6
!MR pull-up resistor RP 10 20 40 kΩ 6
!RESET output low voltage VOL 0.4 V ISINK = 3.2mA, 4.5V < VCC < 5.5V 6
!RESET output low voltage VOL 0.3 V ISINK = 1.2mA, VRST (MAX) < VCC < 4.5V 6
!RESET output low voltage (706E/708E/705/6/7/8 row) VOL 0.3 V ISINK = 100µA, VCC = 1.2V 6
Watchdog delay time (705/706/813L row) tWD 1 1.6 2.25 s 705/706/813L 7
WDI pulse width tWP 100 ns VIL = 0.4V, VIH = 0.8VCC, VRST (MAX) < VCC < 4.5V 7
WDI pulse width tWP 50 ns VIL = 0.4V, VIH = 0.8VCC, 4.5V < VCC < 5.5V 7
WDI input high threshold VIH 3.5 V VCC = 5V 7
WDI input low threshold VIL 0.8 V 7
WDI input low threshold VIL 0.6 V VRST (MAX) < VCC < 4.5V 7
WDI input current (706, 705/6, 813L) IWDI 50 150 µA WDI = VCC 7
WDI input current (706, 705/6, 813L) IWDI -150 -50 µA WDI = 0V 7
!WDO output low voltage VOL 0.4 V ISINK = 1.2mA, 4.5V < VCC < 5.5V 8
!WDO output low voltage VOL 0.3 V ISINK = 500µA, VRST (MAX) < VCC < 4.5V 8
PFI input threshold voltage VPFI 1.2 1.25 1.3 V PFI falling 8
PFI input current IPFI -25 0.01 25 nA 8
!PFO output low voltage VOL 0.4 V ISINK = 3.2mA, 4.5V < VCC < 5.5V 8
!PFO output low voltage VOL 0.3 V ISINK = 1.2mA, VRS (MAX) < VCC < 4.5V 8
Reset threshold hysteresis 40 mV 5
RESET pulse width tRS 200 ms VCC = 5V 5
Operating temperature range (E grade, 706ESA) TA -40 85 °C E grade ordering part 706ESA (SOP 8-pin) 18

CAD (KiCad official)

  • Symbol: MAX706ESA-HXY
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: max706esa-hxy-etched.step / max706esa-hxy-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max706esa-hxy.step / max706esa-hxy.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HXY MOSFET datasheet (20 pp, sha256 519b55ef659b3c93, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF