component
MAX6301CUA+T
Public Made by Adomby adom
Maxim Integrated Monitors & Reset Circuits, MSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMAX6301CUA+T
Maxim Integrated · Monitors & Reset Circuits · MSOP-8
MAX6301CUA+T from Maxim Integrated, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RESET IN | input | High-impedance reset comparator input that connects to an external resistor divider, with VRST = 1.22 x (R1 + R2)/R2 and a reset input threshold of 1.22V typical. |
| 2 | GND | power_in | Ground reference for the device. |
| 3 | SRT | passive | Reset-timeout timing pin; a capacitor to ground sets tRP = 2.67 x CSRT (CSRT in pF, tRP in µs), and CSRT must be a low-leakage (<10nA) type. |
| 4 | SWT | passive | Watchdog-timeout timing pin; a capacitor to ground sets tWD = 2.67 x CSWT (CSWT in pF, tWD in µs), and connecting this pin to ground disables the watchdog. |
| 5 | WDS | input | Watchdog-select input: connect to GND for normal mode (basic timeout) or to VCC for extended mode, which multiplies the timeout by 500; a change of state resets the watchdog timer. |
| 6 | WDI | input | Watchdog input that must see a rising or falling transition within the watchdog timeout period or a reset pulse occurs; it must not be left unconnected in normal mode (WDS = GND). |
| 7 | RESET | output | Open-drain, active-low reset output on the MAX6301: it goes low when VIN falls below VRST and remains low for the reset timeout period after VIN exceeds VRST, and on a watchdog timeout it pulses low for tRP. |
| 8 | VCC | power_in | Supply voltage, specified 1.00V to 5.50V for the MAX6301C; bypass to ground with a 0.1µF capacitor placed as close as possible to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Maxim Integrated |
| Package | MSOP-8 |
| Category | Power Management ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating Voltage Range | VCC | 1 | 5.5 | V | MAX6301C/MAX6303C (Note 1) | 2 | |
| Supply Current | ICC | 4 | 7 | µA | No load | 2 | |
| Reset Input Threshold Voltage, falling | VTH | 1.195 | 1.22 | 1.245 | V | VRESET IN falling, VCC = 5.0V | 2 |
| Reset Input Threshold Voltage, rising | VTH | 1.24 | 1.265 | V | VRESET IN rising, VCC = 5.0V | 2 | |
| Reset Input Leakage Current | IRESET IN | -1 | 0.01 | 1 | nA | 2 | |
| Reset Output-Voltage Low | VOL | 0.4 | V | VCC ≥ 4.5V, ISINK = 3.2mA | 2 | ||
| Reset Output-Voltage Low | VOL | 0.3 | V | VCC = 1V, ISINK = 50µA, TA = 0°C to +70°C | 2 | ||
| Reset Timeout Period | tRP | 2.8 | 4 | 5.2 | ms | CSRT = 1500pF | 2 |
| Reset Output Leakage Current | -1 | 1 | µA | MAX6301, VRESET = VCC | 2 | ||
| WDI, WDS Input Threshold High | VIH | 0.7 | x VCC | WDI, WDS input threshold | 3 | ||
| WDI, WDS Input Threshold Low | VIL | 0.3 | x VCC | WDI, WDS input threshold | 3 | ||
| WDI Pulse Width | tWP | 30 | ns | VCC = 4.5V to 5.5V | 3 | ||
| WDI Pulse Width | tWP | 60 | ns | VCC = 2V to 4.5V | 3 | ||
| WDI, WDS Leakage Current | -1 | 1 | µA | Extended mode disabled | 3 | ||
| WDI Sink/Source Current | -70 | 70 | µA | Extended mode enabled (Note 4) | 3 | ||
| Watchdog Timeout Period | tWD | 2.8 | 4 | 5.2 | ms | WDS = GND, CSWT = 1500pF | 3 |
| Watchdog Timeout Period | tWD | 1.4 | 2 | 2.6 | s | WDS = VCC, CSWT = 1500pF | 3 |
| Reset Input Hysteresis | VHYST | 20 | mV | 2 | |||
| VCC to Reset Delay | tRD | 63 | µs | VCC falling at 1mV/µs | 2 | ||
| Reset Input Pulse Width | tRI | 26 | µs | Comparator overdrive = 50mV | 2 | ||
| Supply Voltage (VCC) absolute maximum | VCC | -0.3 | 7 | V | 2 | ||
| RESET IN, SWT, SRT voltage | -0.3 | V | Maximum is VCC + 0.3V | 2 | |||
| WDI, WDS voltage | -0.3 | 7 | V | 2 | |||
| RESET, RESET voltage (MAX6301) | -0.3 | 7 | V | MAX6301 | 2 | ||
| Input Current VCC | -20 | 20 | mA | 2 | |||
| Input Current GND | -20 | 20 | mA | 2 | |||
| Output Current RESET, RESET | -20 | 20 | mA | 2 | |||
| Operating Temperature Range | TA | 0 | 70 | °C | MAX630_C_A | 2 | |
| Storage Temperature Range | -65 | 160 | °C | 2 | |||
| Lead Temperature (soldering) | 300 | °C | soldering, 10s | 2 | |||
| Soldering Temperature (reflow) | 260 | °C | Lead(Pb)-free | 2 |
CAD (KiCad official)
- Symbol:
MAX6301CUA+T - Footprint:
Package_SO:MSOP-8_3x3mm_P0.65mm - 3D model: MSOP-8 (KiCad packages3D, STEP)
- 3D model files:
max6301cua-t-etched.step/max6301cua-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);max6301cua-t.step/max6301cua-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Maxim Integrated datasheet (12 pp, sha256
599e498038959b58, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).