component

MAX6195AESA+

Public Made by Adom

by adom

Maxim Integrated Voltage References, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management icsmax6195aesa+factory-2.0.0extractor-text

Verified MAX6195AESA+

by Ray · last 30 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

30 Oct 2026RayPublished by the parts factory: tier mfr, 8 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: MAX6195AESA+ · SOIC-8 · 8 pins
  • ✓copper: 8 copper pads, none touching another net
  • ✓datasheet: all 8 pin names found in the 14-page datasheet
  • ✓distributor: lcsc C1575489, digikey MAX6195AESA+-ND, mouser 700-MAX6195AESA
  • ✓family: SOIC-8_3.9x4.9mm_P1.27mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-552fc66m/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 8 pins = 8 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 8 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ max6195aesa.kicad_sym✓ max6195aesa.kicad_mod✓ max6195aesa.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MAX6195AESA+

Maxim Integrated · Voltage References · SOIC-8

MAX6195AESA+ from Maxim Integrated, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 N.C. unconnected No connection; the pin is not internally connected.
2 IN power_in Supply voltage input; for the MAX6195 the datasheet specifies VOUT + 0.2V ≤ VIN ≤ 12.6V, and the absolute maximum rating on IN is -0.3V to +13.5V.
3 N.C. unconnected No connection; the pin is not internally connected.
4 GND power_in Ground reference for the device, to which all voltages are referenced.
5 N.C. unconnected No connection; the pin is not internally connected.
6 OUT power_out Reference voltage output that sources or sinks up to 500µA, is stable with capacitive loads from 0 to 2.2nF, and has continuous short-circuit protection to GND or IN when VIN < 6V (60s limit when VIN ≥ 6V).
7 N.C. unconnected No connection; the pin is not internally connected.
8 N.C. unconnected No connection; the pin is not internally connected.

Key specifications

Parameter Value
Manufacturer Maxim Integrated
Package SOIC-8
Category Power Management ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Voltage (MAX6195A, TA = +25°C) VOUT 4.998 5 5.002 V TA = +25°C; VIN = 5.5V; IOUT = 0 7
Output-Voltage Temperature Coefficient TCVOUT 4 10 ppm/°C Note 1: box method 7
Supply Voltage Range VIN 12.6 V Guaranteed by line-regulation test; minimum printed as VOUT + 0.2 V 7
Quiescent Supply Current IIN 27 35 µA 7
Change in Supply Current IIN/VIN 0.8 2 µA/V (VOUT + 0.2V) ≤ VIN ≤ 12.6V 7
Dropout Voltage VIN - VOUT 100 200 mV ΔVOUT ≤ 0.2%, IOUT = 500µA 7
Line Regulation ΔVOUT/ΔVIN 25 160 µV/V 7
Load Regulation (sourcing) ΔVOUT/ΔIOUT 0.17 0.85 µV/µA Sourcing: 0 ≤ IOUT ≤ 500µA 7
Load Regulation (sinking) ΔVOUT/ΔIOUT 0.24 1.1 µV/µA Sinking: -500µA ≤ IOUT ≤ 0 7
Capacitive-Load Stability Range COUT 0 2.2 nF 7
IN Supply Voltage (absolute maximum) IN -0.3 13.5 V Voltages referenced to GND 2
OUT Voltage (absolute maximum) OUT -0.3 V Referenced to GND; upper limit printed as (VIN + 0.3V) 2
Operating Temperature Range TA -40 85 °C 2
Junction Temperature TJ 150 °C 2
Storage Temperature Range TSTG -65 150 °C 2
Lead Temperature (soldering, 10s) TLEAD 300 °C Soldering, 10s 2
Soldering Temperature (reflow) TSOLDER 260 °C Reflow 2

CAD (KiCad official)

  • Symbol: MAX6195AESA+
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: max6195aesa-etched.step / max6195aesa-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max6195aesa.step / max6195aesa.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Maxim Integrated datasheet (14 pp, sha256 0bb0b2a0c468d1f0, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF