component
MAX4392ESA+
Public Made by Adomby adom
Maxim Integrated Operational Amplifier, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMAX4392ESA+
Maxim Integrated · Operational Amplifier · SOIC-8
MAX4392ESA+ from Maxim Integrated, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUTA | output | Amplifier A output. |
| 2 | INA- | input | Amplifier A inverting input. |
| 3 | INA+ | input | Amplifier A noninverting input. |
| 4 | VEE | power_in | Negative power supply; connect a 0.1µF capacitor to GND. |
| 5 | INB+ | input | Amplifier B noninverting input. |
| 6 | INB- | input | Amplifier B inverting input. |
| 7 | OUTB | output | Amplifier B output. |
| 8 | VCC | power_in | Positive power supply (4.5V to 11V total supply); connect a 0.1µF capacitor to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Maxim Integrated |
| Package | SOIC-8 |
| Category | Amplifiers |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating Supply Voltage Range | VS | 4.5 | 11 | V | Guaranteed by PSRR | 3 | |
| Input Offset Voltage (single supply, 25C) | VOS | 5 | 18 | mV | TA = +25°C | 3 | |
| Input Offset Voltage (single supply, over temp) | VOS | 26 | mV | TA = -40°C to +85°C | 3 | ||
| Input Bias Current (single supply) | IB | 2.5 | 15 | µA | 3 | ||
| Input Offset Current (single supply) | IOS | 0.2 | 5 | µA | 3 | ||
| Common-Mode Rejection Ratio (single supply) | CMRR | 70 | 95 | dB | (VEE - 0.2V) ≤ VCM ≤ (VCC - 2.25V) | 3 | |
| Open-Loop Gain (single supply, 2kΩ) | AVOL | 50 | 70 | dB | 0.25V ≤ VOUT ≤ 4.75V, RL = 2kΩ | 3 | |
| Open-Loop Gain (single supply, 150Ω) | AVOL | 50 | 60 | dB | 0.8V ≤ VOUT ≤ 4.5V, RL = 150Ω | 3 | |
| Output Voltage Swing high (single supply, 2kΩ) | VCC - VOH | 0.065 | 0.25 | V | RL = 2kΩ | 3 | |
| Output Voltage Swing low (single supply, 2kΩ) | VOL - VEE | 0.05 | 0.15 | V | RL = 2kΩ | 3 | |
| Output Voltage Swing high (single supply, 150Ω) | VCC - VOH | 0.3 | 0.5 | V | RL = 150Ω | 3 | |
| Output Voltage Swing low (single supply, 150Ω) | VOL - VEE | 0.25 | 0.5 | V | RL = 150Ω | 3 | |
| Output Current sinking (single supply) | IOUT | 40 | 55 | mA | Sinking from RL = 75Ω to VCC | 3 | |
| Output Current sourcing (single supply) | IOUT | 40 | 50 | mA | Sourcing into RL = 75Ω to VEE | 3 | |
| Power-Supply Rejection Ratio (single supply) | PSRR | 48 | 65 | dB | VEE = 0V, VCC = 4.5V to 5.5V | 3 | |
| Quiescent Supply Current per amplifier (single supply) | IS | 3.2 | 5 | mA | DISABLE_ = VCC | 3 | |
| Input Offset Voltage (dual supply, 25C) | VOS | 7 | 20 | mV | TA = +25°C | 4 | |
| Input Offset Voltage (dual supply, over temp) | VOS | 28 | mV | TA = -40°C to +85°C | 4 | ||
| Input Bias Current (dual supply) | IB | 5 | 15 | µA | 4 | ||
| Input Offset Current (dual supply) | IOS | 0.5 | 5 | µA | 4 | ||
| Common-Mode Rejection Ratio (dual supply) | CMRR | 70 | 90 | dB | VEE ≤ VCM ≤ (VCC - 2.25V) | 4 | |
| Open-Loop Gain (dual supply, 2kΩ) | AVOL | 65 | 80 | dB | -4.5V ≤ VOUT ≤ 4.5V, RL = 2kΩ | 4 | |
| Open-Loop Gain (dual supply, 150Ω) | AVOL | 50 | 60 | dB | -4.25V ≤ VOUT ≤ 4.25V, RL = 150Ω | 4 | |
| Output Current sinking (dual supply) | IOUT | 50 | 95 | mA | Sinking from RL = 75Ω to VCC | 4 | |
| Output Current sourcing (dual supply) | IOUT | 50 | 75 | mA | Sourcing into RL = 75Ω to VEE | 4 | |
| Power-Supply Rejection Ratio (dual supply) | PSRR | 48 | 60 | dB | VEE = 0V, VCC = 4.5V to 5.5V | 4 | |
| Quiescent Supply Current per amplifier (dual supply) | IS | 6 | 10 | mA | DISABLE_ = VCC | 4 | |
| Supply Voltage (VCC to VEE) | -0.3 | 12 | V | 2 | |||
| Differential Input Voltage | -2.5 | 2.5 | V | 2 | |||
| Current into Input Pins | -20 | 20 | mA | 2 | |||
| Operating Temperature Range | -40 | 85 | °C | 2 | |||
| Junction Temperature | 150 | °C | 2 | ||||
| Storage Temperature Range | -65 | 150 | °C | 2 | |||
| Lead Temperature | 300 | °C | soldering, 10s | 2 | |||
| Thermal Resistance Junction-to-Ambient, 8-Pin SO, single layer | θJA | 170 | °C/W | Single layer board | 2 | ||
| Thermal Resistance Junction-to-Case, 8-Pin SO, single layer | θJC | 40 | °C/W | Single layer board | 2 | ||
| Thermal Resistance Junction-to-Ambient, 8-Pin SO, multi-layer | θJA | 136 | °C/W | Multi-layer board | 2 | ||
| Thermal Resistance Junction-to-Case, 8-Pin SO, multi-layer | θJC | 38 | °C/W | Multi-layer board | 2 |
CAD (KiCad official)
- Symbol:
MAX4392ESA+ - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
max4392esa-etched.step/max4392esa-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);max4392esa.step/max4392esa.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Maxim Integrated datasheet (18 pp, sha256
d32acdb445119574, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).