Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MAX4238AUT+T

Maxim Integrated · Precision Op Amps · SOT-23-6

MAX4238AUT+T from Maxim Integrated, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT output Amplifier output; the output enters a high-impedance state when SHDN is pulled low.
2 GND power_in Ground reference for the device; EP must be connected to GND in the TDFN variant only.
3 IN+ input Noninverting input; ground-sensing input per the Benefits and Features section.
4 IN- input Inverting input; IN+ and IN- are gates to CMOS transistors with typical input bias current of 1pA.
5 SHDN input Active-low shutdown input; connect to VCC for normal operation, and SHDN pulled low stops the clock and reduces supply current to 0.1µA.
6 VCC power_in Positive power supply, single 2.7V to 5.5V supply range.

Key specifications

Parameter Value
Manufacturer Maxim Integrated
Package SOT-23-6
Category Amplifiers/Comparators
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Offset Voltage VOS 0.1 2 µV (Note 1) 3
Common-Mode Rejection Ratio CMRR 120 140 dB -0.1V ≤ VCM ≤ VCC - 1.3V (Note 1) 3
Power-Supply Rejection Ratio PSRR 120 140 dB 2.7V ≤ VCC ≤ 5.5V (Note 1) 3
Large-Signal Voltage Gain AVOL 125 150 dB RL = 10kΩ, 0.05V ≤ VOUT ≤ VCC - 0.05V (Note 1) 3
Large-Signal Voltage Gain AVOL 125 145 dB RL = 1kΩ, 0.1V ≤ VOUT ≤ VCC - 0.1V (Note 1) 3
Output Voltage Swing VCC - VOH VCC - VOH 4 10 mV RL = 10kΩ 3
Output Voltage Swing VOL VOL 4 10 mV RL = 10kΩ 3
Output Voltage Swing VCC - VOH VCC - VOH 35 50 mV RL = 1kΩ 3
Output Voltage Swing VOL VOL 35 50 mV RL = 1kΩ 3
Output Leakage Current 0.01 1 µA 0 ≤ VOUT ≤ VCC, SHDN = GND (Note 2) 3
Minimum Stable Closed-Loop Gain (MAX4238) 1 V/V RL = 10kΩ, CL = 100pF, phase margin = 60° 4
Minimum Stable Closed-Loop Gain (MAX4239) 10 V/V RL = 10kΩ, CL = 100pF, phase margin = 60° 4
Maximum Closed-Loop Gain (MAX4238) 1000 V/V RL = 10kΩ, CL = 100pF, phase margin = 60° 4
Maximum Closed-Loop Gain (MAX4239) 6700 V/V RL = 10kΩ, CL = 100pF, phase margin = 60° 4
Supply Voltage Range VCC 2.7 5.5 V Inferred by PSRR test 4
Supply Current (SHDN = VCC) ICC 600 850 µA SHDN = VCC, no load, VCC = 5.5V 4
Supply Current (SHDN = GND) ICC 0.1 1 µA SHDN = GND, VCC = 5.5V 4
Shutdown Logic-High VIH 2.2 V 4
Shutdown Logic-Low VIL 0.8 V 4
Shutdown Input Current 0.1 1 µA 0V ≤ VSHDN ≤ VCC 4
Input Offset Voltage VOS 2.5 µV TA = -40°C to +85°C (Note 1) 5
Input Offset Voltage VOS 3.5 µV TA = -40°C to +125°C (Note 1) 5
Common-Mode Rejection Ratio CMRR 115 dB VGND - 0.05V ≤ VCM ≤ VCC - 1.4V (Note 1), TA = -40°C to +85°C 5
Common-Mode Rejection Ratio CMRR 90 dB VGND - 0.05V ≤ VCM ≤ VCC - 1.4V (Note 1), TA = -40°C to +125°C 5
Power-Supply Rejection Ratio PSRR 120 dB 2.7V ≤ VCC ≤ 5.5V (Note 1) 5
Large-Signal Voltage Gain AVOL 125 dB RL = 10kΩ, 0.1V ≤ VOUT ≤ VCC - 0.1V (Note 1), TA = -40°C to +85°C 5
Large-Signal Voltage Gain AVOL 95 dB RL = 10kΩ, 0.1V ≤ VOUT ≤ VCC - 0.1V (Note 1), TA = -40°C to +125°C 5
Large-Signal Voltage Gain AVOL 120 dB RL = 1kΩ, 0.1V ≤ VOUT ≤ VCC - 0.1V (Note 1), TA = -40°C to +85°C 5
Large-Signal Voltage Gain AVOL 80 dB RL = 1kΩ, 0.2V ≤ VOUT ≤ VCC - 0.2V (Note 1), TA = -40°C to +125°C 5
Output Voltage Swing VCC - VOH VCC - VOH 20 mV RL = 10kΩ 5
Output Voltage Swing VOL VOL 20 mV RL = 10kΩ 5
Output Voltage Swing VCC - VOH VCC - VOH 100 mV RL = 1kΩ 5
Output Voltage Swing VOL VOL 100 mV RL = 1kΩ 5
Output Leakage Current 2 µA 0V ≤ VOUT ≤ VCC, SHDN = GND (Note 3) 5
Supply Current (SHDN = VCC) ICC 900 µA SHDN = VCC, no load, VCC = 5.5V 5
Supply Current (SHDN = GND) ICC 2 µA SHDN = GND, VCC = 5.5V 5
Shutdown Logic-High VIH 2.2 V 5
Shutdown Logic-Low VIL 0.7 V 5
Shutdown Input Current 2 µA 0V ≤ VSHDN ≤ VCC 5
Power-Supply Voltage (VCC to GND) VCC 6 V VCC to GND 2
Operating Temperature Range -40 125 °C 2
Junction Temperature 150 °C 2
Storage Temperature Range -65 150 °C 2
Lead Temperature (soldering, 10s) 300 °C 10s 2
Soldering Temperature (reflow), Lead(Pb)-Free Packages 260 °C Lead(Pb)-free packages 2
Soldering Temperature (reflow), Packages Containing Lead 240 °C Packages containing lead 2
Thermal Resistance Junction to Ambient, Single-Layer Board (SOT23-6) θJA 185.5 °C/W Single-layer board, JESD51-7 3
Thermal Resistance Junction to Case, Single-Layer Board (SOT23-6) θJC 75 °C/W Single-layer board 3
Thermal Resistance Junction to Ambient, Multi-Layer Board (SOT23-6) θJA 134.4 °C/W Multi-layer board, four-layer board per JESD51-7 3
Thermal Resistance Junction to Case, Multi-Layer Board (SOT23-6) θJC 39 °C/W Multi-layer board 3

CAD (KiCad official)

  • Symbol: MAX4238AUT+T
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: max4238aut-t-etched.step / max4238aut-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max4238aut-t.step / max4238aut-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Maxim Integrated datasheet (11 pp, sha256 bb6a74be6d727b01, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF