component

MAX4200ESA+

Public Made by Adom

by adom

Maxim Integrated Pre-ordered Chips, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterface icsmax4200esa+factory-2.0.0extractor-text

Verified MAX4200ESA+

by Ray · last 30 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

30 Oct 2026RayPublished by the parts factory: tier mfr, 8 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: MAX4200ESA+ · SOIC-8 · 8 pins
  • ✓copper: 8 copper pads, none touching another net
  • ✓datasheet: all 8 pin names found in the 13-page datasheet
  • ✓distributor: lcsc C1346840, digikey MAX4200ESA+-ND, mouser 700-MAX4200ESA
  • ✓family: SOIC-8_3.9x4.9mm_P1.27mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-f05srjqj/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 8 pins = 8 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 8 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ max4200esa.kicad_sym✓ max4200esa.kicad_mod✓ max4200esa.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 10d ago
viewers max4200esa: viewers · Ray 10d ago
max4200esa-etched.glb Publish 0.1.0 · Ray 10d ago
max4200esa-etched.step max4200esa: factory component page (tier=mfr) · Ray 10d ago
max4200esa-hero.glb max4200esa: hero GLB from the etched model (keeps the MPN mark) · Ray 10d ago
max4200esa-hero.overlay.json Publish 0.1.0 · Ray 10d ago
max4200esa.glb Publish 0.1.0 · Ray 10d ago
max4200esa.kicad_mod Publish 0.1.0 · Ray 10d ago
max4200esa.kicad_sym Publish 0.1.0 · Ray 10d ago
max4200esa.lbr Publish 0.1.0 · Ray 10d ago
max4200esa.step Publish 0.1.0 · Ray 10d ago
package.json Publish 0.1.0 · Ray 10d ago
page.json Set visibility: public · Ray 10d ago
README.md Publish 0.1.0 · Ray 10d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 10d ago

MAX4200ESA+

Maxim Integrated · Pre-ordered Chips · SOIC-8

MAX4200ESA+ from Maxim Integrated, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 N.C. unconnected No Connection; pin is not internally connected.
2 N.C. unconnected No Connection; pin is not internally connected.
3 IN input Buffer input; the input looks like a 500kΩ resistor in parallel with 2pF, and the input impedance decreases as the output load decreases.
4 VEE power_in Negative power supply; operates from ±4V to ±5.5V dual supplies and should be bypassed to the ground plane with a 0.1µF capacitor placed as close to the pin as possible.
5 N.C. unconnected No Connection; pin is not internally connected.
6 OUT output Buffer output; the output resistance of the MAX4200 is 8Ω (DC) and output current is ±90mA with RL = 30Ω.
7 VCC power_in Positive power supply; operates from ±4V to ±5.5V dual supplies and should be bypassed to the ground plane with a 0.1µF capacitor placed as close to the pin as possible.
8 N.C. unconnected No Connection; pin is not internally connected.

Key specifications

Parameter Value
Manufacturer Maxim Integrated
Package SOIC-8
Category Interface ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Supply Voltage VS 4 5.5 V Guaranteed by PSR test; printed as ±4 and ±5.5 V 2
Quiescent Supply Current (per buffer) IS 2.2 4 mA Per buffer, VIN = 0V 2
Input Offset Voltage VOS 1 15 mV VIN = 0V 2
Input Bias Current IB 0.8 10 μA 2
Voltage Gain AV 0.9 0.96 1.1 V/V -3.0V ≤ VOUT ≤ 3.0V, MAX4200/MAX4203, REXT = 150Ω 2
Power-Supply Rejection PSR 55 72 dB VS = ±4V to ±5.5V 2
Output Current IOUT 90 mA RL = 30Ω, MAX4200/MAX4203; printed as ±90 2
Output-Voltage Swing VOUT 3.3 3.8 V RL = 150Ω, MAX4200/MAX4203; printed as ±3.3 and ±3.8 2
Output-Voltage Swing VOUT 3.2 3.7 V RL = 100Ω, MAX4200/MAX4203; printed as ±3.2 and ±3.7 2
Output-Voltage Swing VOUT 3.3 V RL = 37.5Ω, MAX4200/MAX4203; printed as ±3.3 2
Supply Voltage (VCC to VEE) 12 V VCC to VEE 2
Storage Temperature Range -65 150 °C 2
Lead Temperature (soldering) 300 °C Soldering, 10s 2
Soldering Temperature (reflow) 260 °C 2
Junction Temperature 150 °C 2
Operating Temperature Range TA -40 85 °C 2

CAD (KiCad official)

  • Symbol: MAX4200ESA+
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: max4200esa-etched.step / max4200esa-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max4200esa.step / max4200esa.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Maxim Integrated datasheet (13 pp, sha256 34e2d60517d6faf3, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF