component

MAX3443EESA+T

Public Made by Adom

by adom

Maxim Integrated RS-485/RS-422 ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterface icsmax3443eesa+tfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers max3443eesa-t: viewers · Ray 12d ago
max3443eesa-t-etched.glb Publish 0.1.0 · Ray 12d ago
max3443eesa-t-etched.step max3443eesa-t: factory component page (tier=mfr) · Ray 12d ago
max3443eesa-t-hero.glb max3443eesa-t: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
max3443eesa-t-hero.overlay.json Publish 0.1.0 · Ray 12d ago
max3443eesa-t.glb Publish 0.1.0 · Ray 12d ago
max3443eesa-t.kicad_mod Publish 0.1.0 · Ray 12d ago
max3443eesa-t.kicad_sym Publish 0.1.0 · Ray 12d ago
max3443eesa-t.lbr Publish 0.1.0 · Ray 12d ago
max3443eesa-t.step Publish 0.1.0 · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago

MAX3443EESA+T

Maxim Integrated · RS-485/RS-422 ICs · SOIC-8

MAX3443EESA+T from Maxim Integrated, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RO output Receiver Output: if the receiver is enabled and (A-B) ≥ -50mV, RO is high; if (A-B) ≤ -200mV, RO is low.
2 RE input Receiver Output Enable: pull RE low to enable RO.
3 DE input Driver Output Enable: pull DE low to enable the outputs and force DE high to three-state the outputs; the datasheet pin table also says to drive RE and DE high to enter low-power shutdown mode.
4 DI input Driver Input: a logic-low on DI forces the noninverting output low and the inverting output high, and a logic-high on DI forces the noninverting output high and the inverting output low.
5 GND power_in Ground.
6 A bidirectional Noninverting receiver input / driver output; protected to ±60V fault voltage (terminate with 54Ω or 100Ω to guarantee protection) and ±15kV HBM ESD.
7 B bidirectional Inverting receiver input / driver output; protected to ±60V fault voltage (terminate with 54Ω or 100Ω to guarantee protection) and ±15kV HBM ESD.
8 VCC power_in Positive supply, VCC = +4.75V to +5.25V.

Key specifications

Parameter Value
Manufacturer Maxim Integrated
Package SOIC-8
Category Interface ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Differential Driver Output Voltage (RL = 100Ω) VOD 2 V Figure 1, RL = 100Ω 2
Differential Driver Output Voltage (RL = 54Ω) VOD 1.5 V Figure 1, RL = 54Ω 2
Change in Magnitude of Differential Output Voltage ΔVOD 0.2 V Figure 1, RL = 100Ω or 54Ω (Note 2) 2
Driver Common-Mode Output Voltage VOC 3 V Figure 1, RL = 100Ω or 54Ω 2
Driver Input High Voltage VDIH 2 V 2
Driver Input Low Voltage VDIL 0.8 V 2
Driver Input Current IDIN -2 2 µA 2
Driver Short-Circuit Output Current IOSD 350 mA 0V ≤ VOUT ≤ +12V (Note 3) 2
Driver Short-Circuit Output Current IOSD -350 mA -7V ≤ VOUT ≤ VCC (Note 3) 2
Driver Short-Circuit Foldback Output Current IOSDF 25 mA (VCC - 1V) ≤ VOUT ≤ +12V (Note 3) 2
Driver Short-Circuit Foldback Output Current IOSDF -25 mA -7V ≤ VOUT ≤ +1V (Note 3) 2
Receiver Input Current IA,B 250 µA VCC = GND, VA, B = 12V 2
Receiver Input Current IA,B -150 µA VA, B = -7V 2
Receiver Input Current IA,B -6 6 mA VA, B = ±60V 2
Receiver Differential Threshold Voltage VTH -200 -50 mV -7V ≤ VCM ≤ +12V 2
Receiver Input Hysteresis ΔVTH 25 mV 2
Overvoltage Protection -60 60 V A, B; RSOURCE = 0, RL = 54Ω 3
ESD Protection (Human Body Model) -15 15 kV A, B Human Body Model 3
Receiver Differential Threshold (high limit) FDIPH 270 450 mV VCM = 0V, high limit 3
Receiver Differential Threshold (low limit) FDIPL -450 -270 mV VCM = 0V, low limit 3
Fault-Detection Common-Mode Input Voltage Positive 12 V 3
Fault-Detection Common-Mode Input Voltage Negative -7 V 3
Output Low Voltage VOL 0.4 V Figure 2, IOL = 1mA 3
Three-State Output Current at Receiver IOZR -1 1 µA 0V ≤ VA, B ≤ VCC 3
Receiver Input Resistance RIN 48 kΩ -7V ≤ VCM ≤ +12V 3
Receiver Output Short-Circuit Current IOSR -95 95 mA 0V ≤ VRO ≤ VCC 3
Control Input High Voltage VCIH 2 V DE, DE, RE, DE/RE 3
Input Current Latch During First Rising Edge IIN 90 µA DE, DE/RE, RE 3
Supply Current Normal Operation IQ 10 mA No load, DI = VCC or GND; DE = VCC, RE = GND (MAX3443E) 3
Supply Current in Shutdown Mode ISHDN 20 µA DE = GND, RE = VCC (MAX3443E) 3
Supply Current with Output Shorted to ±60V ISHRT -15 15 mA DE = GND, RE = GND, no load, output in three-state (MAX3443E) 3
Driver Propagation Delay tPLHA, tPLHB 60 ns Figure 3, RL = 27Ω, CL = 50pF 5
Driver Differential Propagation Delay tDPLH, tDPHL 60 ns Figure 4, RL = 54Ω, CL = 50pF 5
Driver Differential Output Transition Time tLH, tHL 25 ns Figure 4, RL = 54Ω, CL = 50pF 5
Driver Output Skew tSKEWAB, tSKEWBA 10 ns RL = 54Ω, CL = 50pF 5
Differential Driver Output Skew tDSKEW 10 ns RL = 54Ω, CL = 50pF 5
Maximum Data Rate fMAX 10 Mbps 5
Driver Enable Time to Output High tPDZH 1200 ns Figure 5, RL = 500Ω, CL = 50pF 5
Driver Disable Time from Output High tPDHZ 1200 ns Figure 5, RL = 500Ω, CL = 50pF 5
Driver Enable Time from Shutdown to Output High tPDHS 4.2 µs Figure 5, RL = 500Ω, CL = 50pF (MAX3443E) 5
Driver Enable Time to Output Low tPDZL 1200 ns Figure 6, RL = 500Ω, CL = 50pF 5
Driver Disable Time from Output Low tPDLZ 1200 ns Figure 6, RL = 500Ω, CL = 50pF 5
Driver Enable Time from Shutdown to Output Low tPDLS 4.2 µs Figure 6, RL = 500Ω, CL = 50pF (MAX3443E) 5
Driver Time to Shutdown tSHDN 800 ns Figure 6, RL = 500Ω, CL = 50pF (MAX3443E) 5
Receiver Propagation Delay tRPLH, tRPHL 85 ns Figure 7, CL = 20pF, VID = 2V, VCM = 0V 5
Receiver Output Skew tRSKEW 15 ns CL = 20pF 5
Receiver Enable Time to Output High tRPZH 400 ns Figure 8, RL = 1kΩ, CL = 20pF 5
Receiver Disable Time from Output High tRPHZ 400 ns Figure 8, RL = 1kΩ, CL = 20pF 5
Receiver Wake Time from Shutdown tRPWAKE 4.2 µs Figure 8, RL = 1kΩ, CL = 20pF (MAX3443E) 5
Receiver Enable Wake Time from Shutdown tRPSH 400 ns Figure 8, RL = 1kΩ, CL = 20pF 5
Receiver Disable Time from Output Low tRPLZ 400 ns Figure 8, RL = 1kΩ, CL = 20pF 5
Receiver Time to Shutdown tSHDN 800 ns RL = 500Ω, CL = 50pF (MAX3443E) 5
Supply Voltage VCC 7 V Voltages referenced to GND 2
Voltage on FAULT, DE/RE, RE, DE, DI, TXD -0.3 V 2
Voltage on A, B A, B -60 60 V Note 1: terminate with 54Ω or 100Ω 2
Storage Temperature Range -65 150 °C 2
Junction Temperature 150 °C 2
Supply Voltage (operating) VCC 4.75 5.25 V 2
Operating Temperature Range (EE grade) -40 85 °C MAX344_EE_ _ (applies to MAX3443EESA) 2

CAD (KiCad official)

  • Symbol: MAX3443EESA+T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: max3443eesa-t-etched.step / max3443eesa-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max3443eesa-t.step / max3443eesa-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Maxim Integrated datasheet (19 pp, sha256 200c60b95dbac71f, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF