component
MAX34406TETG+
Public Made by Adomby adom
Analog Devices Inc./Maxim Integrated Current-Sensing Amplifiers, TQFN-24(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMAX34406TETG+
Analog Devices Inc./Maxim Integrated · Current-Sensing Amplifiers · TQFN-24(4x4)
MAX34406TETG+ from Analog Devices Inc./Maxim Integrated, in a TQFN-24(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN1+ | input | External sense resistor power-side connection for amplifier 1, whose bias also supplies amplifier 1 and which can be left open if the channel is not needed (2.0V to 28V common-mode range). |
| 2 | IN1- | input | External sense resistor load-side connection for amplifier 1. |
| 3 | OUT1 | output | Amplifier 1 output voltage proportional to VSENSE, clamped at 6V. |
| 4 | OUT2 | output | Amplifier 2 output voltage proportional to VSENSE, clamped at 6V. |
| 5 | IN2- | input | External sense resistor load-side connection for amplifier 2. |
| 6 | IN2+ | input | External sense resistor power-side connection for amplifier 2, whose bias also supplies amplifier 2 and which can be left open if the channel is not needed. |
| 7 | N.C. | unconnected | No connection; not internally connected. |
| 8 | N.C. | unconnected | No connection; not internally connected. |
| 9 | OC1 | output | Open-drain overcurrent comparator output for amplifier 1 (1.0V threshold) that goes high impedance during an overcurrent event. |
| 10 | OC2 | output | Open-drain overcurrent comparator output for amplifier 2 (1.0V threshold) that goes high impedance during an overcurrent event. |
| 11 | OC3 | output | Open-drain overcurrent comparator output for amplifier 3 (1.0V threshold) that goes high impedance during an overcurrent event. |
| 12 | OC4 | output | Open-drain overcurrent comparator output for amplifier 4 (1.0V threshold) that goes high impedance during an overcurrent event. |
| 13 | IN3+ | input | External sense resistor power-side connection for amplifier 3, whose bias also supplies amplifier 3 and which can be left open if the channel is not needed. |
| 14 | IN3- | input | External sense resistor load-side connection for amplifier 3. |
| 15 | OUT3 | output | Amplifier 3 output voltage proportional to VSENSE, clamped at 6V. |
| 16 | OUT4 | output | Amplifier 4 output voltage proportional to VSENSE, clamped at 6V. |
| 17 | IN4- | input | External sense resistor load-side connection for amplifier 4. |
| 18 | IN4+ | input | External sense resistor power-side connection for amplifier 4, whose bias also supplies amplifier 4 and which can be left open if the channel is not needed. |
| 19 | VDD | power_in | Supply for reference, comparators and logic, 2.7V to 5.5V, to be decoupled to GND with a 100nF ceramic capacitor. |
| 20 | ENA | input | CMOS SHTDN enable input: low clears the latch and forces SHTDN low, high (VDD) enables normal latch operation, and it should be toggled low once VDD reaches nominal voltage. |
| 21 | SHTDN | output | Open-drain latched shutdown output that goes high impedance when any OC1 to OC4 asserts while ENA is high, and resets to low by toggling ENA. |
| 22 | CDLY | passive | Shutdown delay capacitor pin where CCDLY to GND sets tDLY = CCDLY x (VDD/10µA), and which can be left unconnected if no delay is needed. |
| 23 | N.C. | unconnected | No connection; not internally connected. |
| 24 | GND | power_in | Ground reference. |
| 25 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices Inc./Maxim Integrated |
| Package | TQFN-24(4x4) |
| Category | Operational Amplifier/Comparator |
| Pins | 25 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VDD Operating Range | VDD | 2.7 | 5.5 | V | 2 | ||
| VDD Supply Current | IDD | 200 | µA | (Note 2) | 2 | ||
| Common-Mode Input Range | VCM | 2 | 28 | V | Guaranteed by CMRR | 2 | |
| Common-Mode Rejection Ratio | CMRR | 86 | 120 | dB | VINx+ > 2.0V at TA = +25°C | 2 | |
| Input Offset Voltage | VOS | -600 | 100 | 600 | µV | (Note 3) | 2 |
| Gain MAX34406T | G | 25 | V/V | 0.5V < VOUTx < 1.5V | 2 | ||
| Gain Error MAX34406T | GE | -0.6 | 0.6 | % | (Note 4) | 2 | |
| OUTx Output Resistance MAX34406T | ROUTx | 10 | kΩ | (Note 5) | 2 | ||
| OUTx Low Voltage MAX34406T | VOL | 15 | mV | 2 | |||
| Bandwidth MAX34406T | BW | 125 | kHz | VOUTx = 2.0V (Note 5) | 2 | ||
| ENA Input Leakage | -1 | 1 | µA | 2 | |||
| Output Logic-Low (SHTDN, OCx) | VOL | 0.3 | V | IOL = 2mA | 2 | ||
| Output Leakage (SHTDN, OCx) | IO | -1 | 1 | µA | 3 | ||
| Comparator Threshold | VTH | 0.98 | 1 | 1.02 | V | 3 | |
| Comparator Offset | VCOS | -5 | 5 | mV | 3 | ||
| Comparator Hysteresis | VHYS | 20 | mV | 3 | |||
| Comparator Propagation Delay | tD | 3 | µs | Overdrive = ±50mV, output load = 2mA | 3 | ||
| SHTDN Delay | tDLY | 3.3 | ms | VDD = 3.3V, CCDLY = 10nF | 3 | ||
| SHTDN Delay | tDLY | 7.3 | ms | VDD = 3.3V, CCDLY = 22nF | 3 | ||
| SHTDN Delay | tDLY | 11 | ms | VDD = 3.3V, CCDLY = 33nF | 3 | ||
| SHTDN Delay | tDLY | 5 | ms | VDD = 5.0V, CCDLY = 10nF | 3 | ||
| SHTDN Delay | tDLY | 16 | ms | VDD = 5.0V, CCDLY = 33nF | 3 | ||
| Voltage Range on INx+ and INx- Relative to GND | -0.3 | 30 | V | 2 | |||
| Voltage Range on VDD Relative to GND | -0.3 | 6 | V | 2 | |||
| Operating Junction Temperature Range | -40 | 85 | °C | 2 | |||
| Storage Temperature Range | -55 | 125 | °C | 2 | |||
| Lead Temperature (soldering, 10s) | 300 | °C | 2 | ||||
| Soldering Temperature (reflow) | 260 | °C | 2 |
CAD (KiCad official)
- Symbol:
MAX34406TETG+ - Footprint:
Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm - 3D model: TQFN-24(4x4) (KiCad packages3D, STEP)
- 3D model files:
max34406tetg-etched.step/max34406tetg-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);max34406tetg.step/max34406tetg.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices Inc./Maxim Integrated datasheet (11 pp, sha256
399a82fc2f9c4d18, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).