component
MAX232EIN
Public Made by Adomby adom
Texas Instruments RS232 ICs, PDIP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 2h ago |
| viewers | 2h ago |
| max232ein-etched.glb | 2h ago |
| max232ein-etched.step | 2h ago |
| max232ein-hero.glb | 2h ago |
| max232ein-hero.overlay.json | 2h ago |
| max232ein.glb | 2h ago |
| max232ein.kicad_mod | 2h ago |
| max232ein.kicad_sym | 2h ago |
| max232ein.lbr | 2h ago |
| max232ein.step | 2h ago |
| package.json | 2h ago |
| page.json | 2h ago |
| README.md | 2h ago |
| verification.json | 2h ago |
MAX232EIN
Texas Instruments · RS232 ICs · PDIP-16
MAX232EIN from Texas Instruments, in a PDIP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | C1+ | passive | Positive lead of the C1 charge-pump capacitor, which is connected between C1+ and C1− (1-µF capacitors are specified). |
| 2 | VS+ | power_out | Positive charge-pump output for the storage capacitor only, and it must not be used to supply external loads. |
| 3 | C1− | passive | Negative lead of the C1 charge-pump capacitor. |
| 4 | C2+ | passive | Positive lead of the C2 charge-pump capacitor. |
| 5 | C2− | passive | Negative lead of the C2 charge-pump capacitor. |
| 6 | VS− | power_out | Negative charge-pump output for the storage capacitor only, with an absolute maximum of −15 V. |
| 7 | DOUT2 | output | RS-232 line data output to the remote RS-232 system, with unlimited short-circuit duration per the absolute maximum ratings. |
| 8 | RIN2 | input | RS-232 line data input from the remote RS-232 system, accepting receiver input voltages of ±3 V to ±30 V. |
| 9 | ROUT2 | output | Logic data output to the UART, with a high-level output voltage of at least 3.5 V at IOH = −1 mA. |
| 10 | DIN2 | input | Logic data input from the UART, with a high-level input of at least 2 V and a low-level input of at most 0.8 V. |
| 11 | DIN1 | input | Logic data input from the UART, with a high-level input of at least 2 V and a low-level input of at most 0.8 V. |
| 12 | ROUT1 | output | Logic data output to the UART, with a high-level output voltage of at least 3.5 V at IOH = −1 mA. |
| 13 | RIN1 | input | RS-232 line data input from the remote RS-232 system, accepting receiver input voltages of ±3 V to ±30 V. |
| 14 | DOUT1 | output | RS-232 line data output to the remote RS-232 system, with unlimited short-circuit duration per the absolute maximum ratings. |
| 15 | GND | power_in | Ground reference for the device; all voltages are referenced to network GND. |
| 16 | VCC | power_in | Supply voltage, to be connected to an external 5-V supply, with a recommended range of 4.5 V to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | PDIP-16 |
| Category | Communication Interface Chip/UART/485/232 |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input supply voltage | VCC | -0.3 | 6 | V | 4 | ||
| Supply voltage | VCC | 4.5 | 5 | 5.5 | V | 4 | |
| Operating free-air temperature | TA | -40 | 85 | °C | MAX232EI | 4 | |
| High-level input voltage (DIN1, DIN2) | VIH | 2 | V | 4 | |||
| Low-level input voltage (DIN1, DIN2) | VIL | 0.8 | V | 4 | |||
| Receiver input voltage (RIN1, RIN2) | -3 | 30 | V | 4 | |||
| Receiver input voltage | VI | -30 | 30 | V | Receiver | 4 | |
| Input voltage | VI | -0.3 | V | Driver | 4 | ||
| Output voltage | VO | -0.3 | V | ROUT | 4 | ||
| Positive output supply voltage | VS+ | 15 | V | 4 | |||
| Negative output supply voltage | VS- | -15 | -0.3 | V | 4 | ||
| Operating virtual junction temperature | TJ | 150 | °C | 4 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| Supply current | ICC | 8 | 10 | mA | VCC = 5.5 V; all outputs open; TA = 25°C | 5 | |
| High-level output voltage | VOH | 5 | 7 | V | DOUT RL = 3 kΩ to GND | 5 | |
| Low-level output voltage | VOL | -7 | -5 | V | DOUT RL = 3 kΩ to GND | 5 | |
| Output resistance | ro | 300 | Ω | DOUT VS+ = VS- = 0, VO = ±2 V | 5 | ||
| Short-circuit output current | IOS | -10 | 10 | mA | DOUT VCC = 5.5 V, VO = 0 | 5 | |
| Short-circuit input current | IIS | 200 | µA | DIN VI = 0 | 5 | ||
| High-level output voltage (receiver) | VOH | 3.5 | V | ROUT IOH = -1 mA | 5 | ||
| Low-level output voltage (receiver) | VOL | 0.4 | V | ROUT IOL = 3.2 mA | 5 | ||
| Receiver positive-going input threshold voltage | VIT+ | 1.7 | 2.4 | V | RIN VCC = 5 V TA = 25°C | 5 | |
| Receiver negative-going input threshold voltage | VIT- | 0.8 | 1.2 | V | RIN VCC = 5 V TA = 25°C | 5 | |
| Input hysteresis voltage | Vhys | 0.2 | 0.5 | 1 | V | RIN VCC = 5 V | 5 |
| Receiver input resistance | ri | 3 | 5 | 7 | kΩ | RIN VCC = 5 V TA = 25°C | 5 |
| Driver slew rate | SR | 30 | V/µs | RL = 3 kΩ to 7 kΩ, see Figure 6 | 5 | ||
| Driver transition region slew rate | SR(t) | 3 | V/µs | RL = 3 kΩ, CL = 2.5 nF, see Figure 7 | 5 | ||
| Data rate | 250 | kbit/s | One DOUT switching | 5 | |||
| Receiver propagation delay time, low- to high-level output | tPLH(R) | 500 | ns | CL = 50 pF | 6 | ||
| Receiver propagation delay time, high- to low-level output | tPHL(R) | 500 | ns | CL = 50 pF | 6 | ||
| Junction-to-ambient thermal resistance (PDIP N) | RθJA | 43.3 | °C/W | PDIP (N), 16 pins; C1-C4 = 1 µF at VCC = 5 V ± 0.5 V | 4 | ||
| Junction-to-case (top) thermal resistance (PDIP N) | RθJC(top) | 30 | °C/W | PDIP (N), 16 pins; C1-C4 = 1 µF at VCC = 5 V ± 0.5 V | 4 | ||
| Junction-to-board thermal resistance (PDIP N) | RθJB | 23.3 | °C/W | PDIP (N), 16 pins; C1-C4 = 1 µF at VCC = 5 V ± 0.5 V | 4 | ||
| Junction-to-top characterization parameter (PDIP N) | ψJT | 14.4 | °C/W | PDIP (N), 16 pins; C1-C4 = 1 µF at VCC = 5 V ± 0.5 V | 5 | ||
| Junction-to-board characterization parameter (PDIP N) | ψJB | 23.2 | °C/W | PDIP (N), 16 pins; C1-C4 = 1 µF at VCC = 5 V ± 0.5 V | 5 |
CAD (KiCad official)
- Symbol:
MAX232EIN - Footprint:
Package_DIP:DIP-16_W7.62mm - 3D model: PDIP-16 (KiCad packages3D, STEP)
- 3D model files:
max232ein-etched.step/max232ein-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);max232ein.step/max232ein.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (29 pp, sha256
7ee3b1dfb9f109b4, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).