main
History Download
Ray Publish 0.1.0 020af88 7d ago

MAX11601EKA+T

Maxim Integrated · Analog To Digital Converters (ADCs) · SOT-23-8

MAX11601EKA+T from Maxim Integrated, in a SOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AIN0 input Analog input 0, with absolute maximum of -0.3V to the lower of (VDD + 0.3V) and +6V.
2 AIN1 input Analog input 1, with absolute maximum of -0.3V to the lower of (VDD + 0.3V) and +6V.
3 AIN2 input Analog input 2, with absolute maximum of -0.3V to the lower of (VDD + 0.3V) and +6V.
4 AIN3/REF bidirectional Analog input 3 or reference input/output, selected in the setup register, with an external reference range of 1V to VDD.
5 SCL input I2C serial clock input, which must be pulled high and supports rates up to 1.7MHz.
6 SDA bidirectional I2C serial data input/output, which must be pulled high and supports rates up to 1.7MHz.
7 GND power_in Ground.
8 VDD power_in Positive supply (2.7V to 3.6V for the MAX11601), to be bypassed to GND with a 0.1µF capacitor.

Key specifications

Parameter Value
Manufacturer Maxim Integrated
Package SOT-23-8
Category ADC/DAC/Data Conversion
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Total Unadjusted Error TUE -2 0.5 2 LSB MAX11600/MAX11601 2
Supply Voltage VDD 2.7 3.6 V MAX11601/MAX11603/MAX11605 4
Supply Current IDD 350 650 µA fSAMPLE = 188ksps, Internal REF, external clock 4
Supply Current, Power-down IDD 1 10 µA Power-down 4
Internal Reference Voltage VREF 1.925 2.048 2.171 V TA = +25°C, MAX11601/MAX11603/MAX11605 3
Reference Input Voltage Range VREF 1 V Note 9; upper limit is VDD 3
REF Input Current IREF 14 30 µA fSAMPLE = 188ksps 3
Input Multiplexer Leakage Current -1 0.01 1 µA On/off-leakage current, VAIN_ = 0 or VDD, no clock, fSCL = 0 3
Digital Input Current IIN -10 10 µA VIN = 0 to VDD 3
Output Low Voltage VOL 0.4 V ISINK = 3mA 3
Relative Accuracy INL -1 1 LSB Note 2 2
Differential Nonlinearity DNL -1 1 LSB No missing codes over temperature 2
Offset Error -1.5 1.5 LSB 2
Gain Error -1 1 LSB Note 3 2
Gain Temperature Coefficient -1 1 ppm/°C 2
Power-Supply Rejection Ratio PSRR 0.25 1 LSB/V Note 11 4
Throughput Rate, internal clock fSAMPLE 76 ksps Internal clock, SCAN[1:0] = 01 (MAX11600/MAX11601) 3
Throughput Rate, external clock fSAMPLE 188 ksps External clock 3
Serial-Clock Frequency, fast mode fSCL 400 kHz 4
Bus Free Time STOP to START, fast mode tBUF 1.3 µs 4
Hold Time START, fast mode tHD.STA 0.6 µs 4
Low Period of SCL, fast mode tLOW 1.3 µs 4
High Period of SCL, fast mode tHIGH 0.6 µs 4
Setup Time Repeated START, fast mode tSU.STA 0.6 µs 4
Data Hold Time, fast mode tHD.DAT 0 150 ns Note 12 4
Data Setup Time, fast mode tSU.DAT 100 ns 4
Setup Time STOP, fast mode tSU.STO 0.6 µs 4
Capacitive Load per Bus Line, fast mode CB 400 pF 4
Serial-Clock Frequency, high-speed mode fSCLH 1.7 MHz Note 14 4
Hold Time Repeated START, high-speed mode tHD.STA 160 ns 4
Low Period of SCL, high-speed mode tLOW 320 ns 4
High Period of SCL, high-speed mode tHIGH 120 ns 4
Setup Time Repeated START, high-speed mode tSU.STA 160 ns 4
Data Hold Time, high-speed mode tHD.DAT 0 150 ns Note 12 5
Data Setup Time, high-speed mode tSU.DAT 10 ns 5
Setup Time STOP, high-speed mode tSU,STO 160 ns 5
Capacitive Load per Bus Line, high-speed mode CB 400 pF 5
VDD to GND VDD -0.3 6 V 2
AIN0-AIN11, REF to GND -0.3 6 V -0.3V to the lower of (VDD + 0.3V) and +6V 2
SDA, SCL to GND -0.3 6 V 2
Maximum Current into Any Pin -50 50 mA 2
Operating Temperature Range -40 85 °C 2
Junction Temperature 150 °C 2
Storage Temperature Range -60 150 °C 2
Lead Temperature (soldering, 10s) 300 °C 2
Soldering Temperature (reflow) 260 °C 2

CAD (KiCad official)

  • Symbol: MAX11601EKA+T
  • Footprint: Package_TO_SOT_SMD:SOT-23-8
  • 3D model: SOT-23-8 (KiCad packages3D, STEP)
  • 3D model files: max11601eka-t-etched.step / max11601eka-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); max11601eka-t.step / max11601eka-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Maxim Integrated datasheet (23 pp, sha256 f88f1e122a7a8abd, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF