Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

M95640-RMN6TP

STMicroelectronics · EEPROM · SOIC-8

M95640-RMN6TP from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S input Active-low Chip Select: high deselects the device and puts Q in high impedance (Standby Power mode unless a Write cycle is in progress), low selects it (Active Power mode), and a falling edge is required after power-up before any instruction.
2 Q tri_state Serial Data Output shifts data out on the falling edge of Serial Clock C and is high impedance when the device is deselected or in the Hold condition.
3 W input Write Protect input freezes the size of the memory area protected by the BP1 and BP0 bits; it must be driven high or low and be stable during all Write instructions.
4 VSS power_in Ground, the reference for all signals including the VCC supply voltage.
5 D input Serial Data Input receives instructions, addresses and data to be written, latched on the rising edge of Serial Clock C.
6 C input Serial Clock provides the timing of the serial interface, with input latched on the rising edge and output changing on the falling edge, up to 20 MHz.
7 HOLD input Active-low Hold input pauses serial communication without deselecting the device; during Hold, Q is high impedance and D and C are Don't Care.
8 VCC power_in Supply voltage, 1.8 V to 5.5 V for M95640-R, which must be stable and valid during operations and decoupled with 10 nF to 100 nF close to the VCC/VSS pins.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category Memory
Pins 8

CAD (KiCad official)

  • Symbol: M95640-RMN6TP
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: m95640-rmn6tp-etched.step / m95640-rmn6tp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); m95640-rmn6tp.step / m95640-rmn6tp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (53 pp, sha256 6b136d5d2ea5ba78, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF