component
M95128-DRDW3TP
Public Made by Adomby adom
STMicroelectronics EEPROM, TSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
M95128-DRDW3TP
STMicroelectronics · EEPROM · TSSOP-8
M95128-DRDW3TP from STMicroelectronics, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | input | Chip Select, active low: driving it low selects the device and starts communication, driving it high deselects the device and puts Q in high impedance. |
| 2 | Q | tri_state | Serial Data output, shifts data out on the falling edge of Serial Clock (C) MSB first, and is high impedance in all other cases. |
| 3 | W | input | Write Protect, active low, used to write-protect the Status Register and must be driven high or low as appropriate. |
| 4 | VSS | power_in | Ground, the reference for all signals including the VCC supply voltage. |
| 5 | D | input | Serial Data input, receives instructions, addresses and data to be written, latched on the rising edge of Serial Clock (C) MSB first. |
| 6 | C | input | Serial Clock, synchronizes the serial interface timing, with inputs latched on the rising edge and Q changing after the falling edge. |
| 7 | HOLD | input | Hold, active low, pauses serial communication with the device without deselecting it or resetting the clocking sequence. |
| 8 | VCC | power_in | Supply voltage, 1.7 V to 5.5 V for voltage range R (this MPN) with a 10 nF to 100 nF decoupling capacitor recommended close to VCC/VSS. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | TSSOP-8 |
| Category | Memory |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
M95128-DRDW3TP - Footprint:
Package_SO:TSSOP-8_3x3mm_P0.65mm - 3D model: TSSOP-8 (KiCad packages3D, STEP)
- 3D model files:
m95128-drdw3tp-etched.step/m95128-drdw3tp-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);m95128-drdw3tp.step/m95128-drdw3tp.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (43 pp, sha256
10e515896a515908, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# M95128-DRDW3TP
**STMicroelectronics** · EEPROM · TSSOP-8
M95128-DRDW3TP from STMicroelectronics, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | input | Chip Select, active low: driving it low selects the device and starts communication, driving it high deselects the device and puts Q in high impedance. |
| 2 | Q | tri_state | Serial Data output, shifts data out on the falling edge of Serial Clock (C) MSB first, and is high impedance in all other cases. |
| 3 | W | input | Write Protect, active low, used to write-protect the Status Register and must be driven high or low as appropriate. |
| 4 | VSS | power_in | Ground, the reference for all signals including the VCC supply voltage. |
| 5 | D | input | Serial Data input, receives instructions, addresses and data to be written, latched on the rising edge of Serial Clock (C) MSB first. |
| 6 | C | input | Serial Clock, synchronizes the serial interface timing, with inputs latched on the rising edge and Q changing after the falling edge. |
| 7 | HOLD | input | Hold, active low, pauses serial communication with the device without deselecting it or resetting the clocking sequence. |
| 8 | VCC | power_in | Supply voltage, 1.7 V to 5.5 V for voltage range R (this MPN) with a 10 nF to 100 nF decoupling capacitor recommended close to VCC/VSS. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | TSSOP-8 |
| Category | Memory |
| Pins | 8 |
## CAD (KiCad official)
- Symbol: `M95128-DRDW3TP`
- Footprint: `Package_SO:TSSOP-8_3x3mm_P0.65mm`
- 3D model: TSSOP-8 (KiCad packages3D, STEP)
- 3D model files: `m95128-drdw3tp-etched.step` / `m95128-drdw3tp-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `m95128-drdw3tp.step` / `m95128-drdw3tp.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [STMicroelectronics datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588939204416188416) (43 pp, sha256 `10e515896a515908`, retrieved 2026-10-11, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/m95128-drdw3tp-datasheet.pdf)