component

M74HC132YTTR

Public Made by Adom

by adom

STMicroelectronics Logic Gates, TSSOP-14-175mil. Pinout settled in review by an AI reviewer against the manufacturer's datasheet, KiCad symbol/footprint/3D.

componentlogicm74hc132yttrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by adom_assets · KiCad file format 20240108
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4h ago
viewers m74hc132yttr: viewers · Ray 4h ago
m74hc132yttr-etched.glb Publish 0.1.0 · Ray 4h ago
m74hc132yttr-etched.step m74hc132yttr: factory component page (tier=lcsc) · Ray 4h ago
m74hc132yttr-hero.glb m74hc132yttr: hero GLB from the etched model (keeps the MPN mark) · Ray 4h ago
m74hc132yttr-hero.overlay.json Publish 0.1.0 · Ray 4h ago
m74hc132yttr.glb Publish 0.1.0 · Ray 4h ago
m74hc132yttr.kicad_mod Publish 0.1.0 · Ray 4h ago
m74hc132yttr.kicad_sym Publish 0.1.0 · Ray 4h ago
m74hc132yttr.lbr Publish 0.1.0 · Ray 4h ago
m74hc132yttr.step Publish 0.1.0 · Ray 4h ago
package.json Publish 0.1.0 · Ray 4h ago
page.json brief: say who settled the pinout (an AI reviewer or models), not a person · Ray 3h ago
README.md Publish 0.1.0 · Ray 4h ago

M74HC132YTTR

STMicroelectronics · Logic Gates · TSSOP-14-175mil

M74HC132YTTR from STMicroelectronics, in a TSSOP-14-175mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input 1A of the first NAND gate, a Schmitt-trigger input with hysteresis of around 20% VCC.
2 1B input Data input 1B of the first NAND gate, a Schmitt-trigger input with hysteresis of around 20% VCC.
3 1Y output Data output 1Y of the first NAND gate.
4 2A input Data input 2A of the second NAND gate, a Schmitt-trigger input with hysteresis of around 20% VCC.
5 2B input Data input 2B of the second NAND gate, a Schmitt-trigger input with hysteresis of around 20% VCC.
6 2Y output Data output 2Y of the second NAND gate.
7 GND power_in Ground (0V) reference for the device.
8 3Y output Data output 3Y of the third NAND gate.
9 3A input Data input 3A of the third NAND gate, a Schmitt-trigger input with hysteresis of around 20% VCC.
10 3B input Data input 3B of the third NAND gate, a Schmitt-trigger input with hysteresis of around 20% VCC.
11 4Y output Data output 4Y of the fourth NAND gate.
12 4A input Data input 4A of the fourth NAND gate, a Schmitt-trigger input with hysteresis of around 20% VCC.
13 4B input Data input 4B of the fourth NAND gate, a Schmitt-trigger input with hysteresis of around 20% VCC.
14 VCC power_in Positive supply voltage, specified from 2 V to 6 V in the recommended operating conditions.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package TSSOP-14-175mil
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 2
DC input voltage VI -0.5 V upper limit VCC + 0.5 V 2
DC output voltage VO -0.5 V upper limit VCC + 0.5 V 2
DC input diode current IIK -20 20 mA 2
DC output diode current IOK -20 20 mA 2
DC output current IO -25 25 mA 2
DC VCC or ground current ICC or IGND -50 50 mA 2
Power dissipation (TSSOP) PD 450 mW at 65 C; derate -6.1 mW/C from 65 to 125 C 2
Storage temperature Tstg -65 150 C 2
Lead temperature TL 300 C 10 s 2
Supply voltage VCC 2 6 V 2
Input voltage VI 0 V upper limit VCC 2
Output voltage VO 0 V upper limit VCC 2
Operating temperature Top -55 125 C 2
High level threshold voltage VP 1 1.25 1.5 V VCC=2.0 V; min/max over -55 to 125 C, typ at 25 C 3
High level threshold voltage VP 2.3 2.7 3.15 V VCC=4.5 V; min/max over -55 to 125 C, typ at 25 C 3
High level threshold voltage VP 3 3.5 4.2 V VCC=6.0 V; min/max over -55 to 125 C, typ at 25 C 3
Low level threshold voltage VN 0.3 0.65 0.9 V VCC=2.0 V; min/max over -55 to 125 C, typ at 25 C 3
Low level threshold voltage VN 1.13 1.6 2 V VCC=4.5 V; min/max over -55 to 125 C, typ at 25 C 3
Low level threshold voltage VN 1.5 2.3 2.6 V VCC=6.0 V; min/max over -55 to 125 C, typ at 25 C 3
Hysteresis voltage VH 0.3 0.6 1 V VCC=2.0 V; min/max over -55 to 125 C, typ at 25 C 3
Hysteresis voltage VH 0.6 1.1 1.4 V VCC=4.5 V; min/max over -55 to 125 C, typ at 25 C 3
Hysteresis voltage VH 0.8 1.2 1.7 V VCC=6.0 V; min/max over -55 to 125 C, typ at 25 C 3
High level output voltage VOH 1.9 2 V VCC=2.0 V; IO=-20 uA; min over -55 to 125 C 3
High level output voltage VOH 4.4 4.5 V VCC=4.5 V; IO=-20 uA; min over -55 to 125 C 3
High level output voltage VOH 5.9 6 V VCC=6.0 V; IO=-20 uA; min over -55 to 125 C 3
High level output voltage VOH 4.1 4.31 V VCC=4.5 V; IO=-4.0 mA; min over -55 to 125 C 3
High level output voltage VOH 5.6 5.8 V VCC=6.0 V; IO=-5.2 mA; min over -55 to 125 C 3
Low level output voltage VOL 0 0.1 V VCC=2.0 V; IO=-20 uA; max over -55 to 125 C 3
Low level output voltage VOL 0.17 0.4 V VCC=4.5 V; IO=-4.0 mA; max over -55 to 125 C 3
Low level output voltage VOL 0.18 0.4 V VCC=6.0 V; IO=-5.2 mA; max over -55 to 125 C 3
Input leakage current II -1 0.1 1 uA VCC=6.0 V; VI=VCC or GND; max over -55 to 125 C 3
Quiescent supply current ICC 20 uA VCC=6.0 V; VI=VCC or GND; max over -55 to 125 C 3
Output transition time tTLH, tTHL 30 110 ns VCC=2.0 V; CL=50 pF; tr=tf=6 ns; max over -55 to 125 C 3
Output transition time tTLH, tTHL 8 22 ns VCC=4.5 V; CL=50 pF; tr=tf=6 ns; max over -55 to 125 C 3
Output transition time tTLH, tTHL 7 19 ns VCC=6.0 V; CL=50 pF; tr=tf=6 ns; max over -55 to 125 C 3
Propagation delay time tPLH, tPHL 52 160 ns VCC=2.0 V; CL=50 pF; tr=tf=6 ns; max over -55 to 125 C 3
Propagation delay time tPLH, tPHL 13 32 ns VCC=4.5 V; CL=50 pF; tr=tf=6 ns; max over -55 to 125 C 3
Propagation delay time tPLH, tPHL 11 27 ns VCC=6.0 V; CL=50 pF; tr=tf=6 ns; max over -55 to 125 C 3
Input capacitance CIN 5 10 pF VCC=5.0 V; max over -55 to 125 C 4

CAD (KiCad official)

  • Symbol: M74HC132YTTR
  • Footprint: Adom_Gen:STMicroelectronics_M74
  • 3D model: TSSOP-14-175mil (KiCad packages3D, STEP)
  • 3D model files: m74hc132yttr-etched.step / m74hc132yttr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); m74hc132yttr.step / m74hc132yttr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (9 pp, sha256 a75e550a36a0a07c, retrieved 2026-11-05, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF