component

M487KIDAE

Public Made by Adom

by adom

Nuvoton Tech Microcontrollers (MCU/MPU/SOC), LQFP-128(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersm487kidaefactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers m487kidae: viewers · Ray 5d ago
m487kidae-etched.glb Publish 0.1.0 · Ray 5d ago
m487kidae-etched.step m487kidae: factory component page (tier=lcsc) · Ray 5d ago
m487kidae-hero.glb m487kidae: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
m487kidae-hero.overlay.json Publish 0.1.0 · Ray 5d ago
m487kidae.glb Publish 0.1.0 · Ray 5d ago
m487kidae.kicad_mod Publish 0.1.0 · Ray 5d ago
m487kidae.kicad_sym Publish 0.1.0 · Ray 5d ago
m487kidae.lbr Publish 0.1.0 · Ray 5d ago
m487kidae.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

M487KIDAE

Nuvoton Tech · Microcontrollers (MCU/MPU/SOC) · LQFP-128(14x14)

M487KIDAE from Nuvoton Tech, in a LQFP-128(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB.5 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH5 analog input.
2 PB.4 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH4 analog input.
3 PB.3 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH3 analog input.
4 PB.2 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH2 analog input.
5 PC.12 bidirectional General purpose digital I/O pin (MFP0).
6 PC.11 bidirectional General purpose digital I/O pin (MFP0).
7 PC.10 bidirectional General purpose digital I/O pin (MFP0).
8 PC.9 bidirectional General purpose digital I/O pin (MFP0).
9 PB.1 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH1 analog input.
10 PB.0 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH0 analog input.
11 VSS power_in Ground pin for digital circuit.
12 VDD power_in Power supply for I/O ports and LDO source for internal PLL and digital circuit.
13 PA.11 bidirectional General purpose digital I/O pin (MFP0).
14 PA.10 bidirectional General purpose digital I/O pin (MFP0).
15 PA.9 bidirectional General purpose digital I/O pin (MFP0).
16 PA.8 bidirectional General purpose digital I/O pin (MFP0).
17 PC.13 bidirectional General purpose digital I/O pin (MFP0).
18 PD.12 bidirectional General purpose digital I/O pin (MFP0).
19 PD.11 bidirectional General purpose digital I/O pin (MFP0).
20 PD.10 bidirectional General purpose digital I/O pin (MFP0).
21 PG.2 bidirectional General purpose digital I/O pin (MFP0).
22 PG.3 bidirectional General purpose digital I/O pin (MFP0).
23 PG.4 bidirectional General purpose digital I/O pin (MFP0).
24 PF.11 bidirectional General purpose digital I/O pin (MFP0).
25 PF.10 bidirectional General purpose digital I/O pin (MFP0).
26 PF.9 bidirectional General purpose digital I/O pin (MFP0).
27 PF.8 bidirectional General purpose digital I/O pin (MFP0).
28 PF.7 bidirectional General purpose digital I/O pin (MFP0).
29 PF.6 bidirectional General purpose digital I/O pin (MFP0).
30 VDD power_in Power supply for I/O ports and LDO source for internal PLL and digital circuit.
31 PF.5 bidirectional General purpose digital I/O pin (MFP0); X32_IN external 32.768 kHz crystal input at MFP10.
32 PF.4 bidirectional General purpose digital I/O pin (MFP0); X32_OUT external 32.768 kHz crystal output at MFP10.
33 PH.4 bidirectional General purpose digital I/O pin (MFP0).
34 PH.5 bidirectional General purpose digital I/O pin (MFP0).
35 PH.6 bidirectional General purpose digital I/O pin (MFP0).
36 PH.7 bidirectional General purpose digital I/O pin (MFP0).
37 PF.3 bidirectional General purpose digital I/O pin (MFP0); XT1_IN external 4~24 MHz crystal input at MFP10.
38 PF.2 bidirectional General purpose digital I/O pin (MFP0); XT1_OUT external 4~24 MHz crystal output at MFP10.
39 VSS power_in Ground pin for digital circuit.
40 VDD power_in Power supply for I/O ports and LDO source for internal PLL and digital circuit.
41 PE.8 bidirectional General purpose digital I/O pin (MFP0).
42 PE.9 bidirectional General purpose digital I/O pin (MFP0).
43 PE.10 bidirectional General purpose digital I/O pin (MFP0).
44 PE.11 bidirectional General purpose digital I/O pin (MFP0).
45 PE.12 bidirectional General purpose digital I/O pin (MFP0).
46 PE.13 bidirectional General purpose digital I/O pin (MFP0).
47 PC.8 bidirectional General purpose digital I/O pin (MFP0).
48 PC.7 bidirectional General purpose digital I/O pin (MFP0).
49 PC.6 bidirectional General purpose digital I/O pin (MFP0).
50 PA.7 bidirectional General purpose digital I/O pin (MFP0).
51 PA.6 bidirectional General purpose digital I/O pin (MFP0).
52 VSS power_in Ground pin for digital circuit.
53 VDD power_in Power supply for I/O ports and LDO source for internal PLL and digital circuit.
54 LDO_CAP passive LDO output pin.
55 PA.5 bidirectional General purpose digital I/O pin (MFP0), in the VDDIO power domain.
56 PA.4 bidirectional General purpose digital I/O pin (MFP0), in the VDDIO power domain.
57 PA.3 bidirectional General purpose digital I/O pin (MFP0), in the VDDIO power domain.
58 PA.2 bidirectional General purpose digital I/O pin (MFP0), in the VDDIO power domain.
59 PA.1 bidirectional General purpose digital I/O pin (MFP0), in the VDDIO power domain.
60 PA.0 bidirectional General purpose digital I/O pin (MFP0), in the VDDIO power domain.
61 VDDIO power_in Power supply for PA.0~PA.5.
62 PE.14 bidirectional General purpose digital I/O pin (MFP0).
63 PE.15 bidirectional General purpose digital I/O pin (MFP0).
64 nRESET input External reset input: active LOW, with an internal pull-up; set this pin low to reset to initial state.
65 PF.0 bidirectional General purpose digital I/O pin (MFP0); ICE_DAT serial wired debugger data at MFP14.
66 PF.1 bidirectional General purpose digital I/O pin (MFP0); ICE_CLK serial wired debugger clock at MFP14.
67 PD.9 bidirectional General purpose digital I/O pin (MFP0).
68 PD.8 bidirectional General purpose digital I/O pin (MFP0).
69 PC.5 bidirectional General purpose digital I/O pin (MFP0).
70 PC.4 bidirectional General purpose digital I/O pin (MFP0).
71 PC.3 bidirectional General purpose digital I/O pin (MFP0).
72 PC.2 bidirectional General purpose digital I/O pin (MFP0).
73 PC.1 bidirectional General purpose digital I/O pin (MFP0).
74 PC.0 bidirectional General purpose digital I/O pin (MFP0).
75 VSS power_in Ground pin for digital circuit.
76 VDD power_in Power supply for I/O ports and LDO source for internal PLL and digital circuit.
77 PG.9 bidirectional General purpose digital I/O pin (MFP0).
78 PG.10 bidirectional General purpose digital I/O pin (MFP0).
79 PG.11 bidirectional General purpose digital I/O pin (MFP0).
80 PG.12 bidirectional General purpose digital I/O pin (MFP0).
81 PG.13 bidirectional General purpose digital I/O pin (MFP0).
82 PG.14 bidirectional General purpose digital I/O pin (MFP0).
83 PG.15 bidirectional General purpose digital I/O pin (MFP0).
84 PD.13 bidirectional General purpose digital I/O pin (MFP0).
85 PA.12 bidirectional General purpose digital I/O pin (MFP0); USB_VBUS power from USB host or hub at MFP14.
86 PA.13 bidirectional General purpose digital I/O pin (MFP0); USB_D- differential signal at MFP14.
87 PA.14 bidirectional General purpose digital I/O pin (MFP0); USB_D+ differential signal at MFP14.
88 PA.15 bidirectional General purpose digital I/O pin (MFP0); USB_OTG_ID identification at MFP14.
89 HSUSB_VRES passive HSUSB module reference resistor pin.
90 HSUSB_VDD33 power_in Power supply for HSUSB VDD33.
91 HSUSB_VBUS power_in HSUSB power supply from USB host or hub.
92 HSUSB_D- bidirectional HSUSB differential signal D-.
93 HSUSB_VSS power_in Ground pin for HSUSB.
94 HSUSB_D+ bidirectional HSUSB differential signal D+.
95 HSUSB_VDD12_CAP passive HSUSB internal 1.2V regulator output decoupling pin; must be connected with a 1uF capacitor.
96 HSUSB_ID input HSUSB identification input.
97 PE.7 bidirectional General purpose digital I/O pin (MFP0).
98 PE.6 bidirectional General purpose digital I/O pin (MFP0).
99 PE.5 bidirectional General purpose digital I/O pin (MFP0).
100 PE.4 bidirectional General purpose digital I/O pin (MFP0).
101 PE.3 bidirectional General purpose digital I/O pin (MFP0).
102 PE.2 bidirectional General purpose digital I/O pin (MFP0).
103 VSS power_in Ground pin for digital circuit.
104 VDD power_in Power supply for I/O ports and LDO source for internal PLL and digital circuit.
105 PE.1 bidirectional General purpose digital I/O pin (MFP0).
106 PE.0 bidirectional General purpose digital I/O pin (MFP0).
107 PH.8 bidirectional General purpose digital I/O pin (MFP0).
108 PH.9 bidirectional General purpose digital I/O pin (MFP0).
109 PH.10 bidirectional General purpose digital I/O pin (MFP0).
110 PH.11 bidirectional General purpose digital I/O pin (MFP0).
111 PD.14 bidirectional General purpose digital I/O pin (MFP0).
112 VSS power_in Ground pin for digital circuit.
113 LDO_CAP passive LDO output pin.
114 VDD power_in Power supply for I/O ports and LDO source for internal PLL and digital circuit.
115 PC.14 bidirectional General purpose digital I/O pin (MFP0).
116 PB.15 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH15 analog input.
117 PB.14 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH14 analog input.
118 PB.13 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH13 and DAC1_OUT analog.
119 PB.12 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH12 and DAC0_OUT analog.
120 AVDD power_in Power supply for internal analog circuit.
121 VREF power_in ADC reference voltage input; must be connected with a 1uF capacitor.
122 AVSS power_in Ground pin for analog circuit.
123 PB.11 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH11 analog input.
124 PB.10 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH10 analog input.
125 PB.9 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH9 analog input.
126 PB.8 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH8 analog input.
127 PB.7 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH7 analog input.
128 PB.6 bidirectional General purpose digital I/O pin (MFP0); also EADC0_CH6 analog input.

Key specifications

Parameter Value
Manufacturer Nuvoton Tech
Package LQFP-128(14x14)
Category Embedded Processors & Controllers
Pins 128

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC Power Supply VDD-VSS -0.3 4 V 348
VDDIO Power Supply VDDIO-VSS -0.3 4 V 348
Input Voltage on 5V-tolerance GPIO VIN 5.5 V 348
Variations between different power pins /VDDX, VDD/ 50 mV 348
Allowed voltage difference for VDD and AVDD /VDD -AVDD/ 50 mV 348
Maximum Current into VDD IDD 200 mA 348
Maximum Current into VDDIO IDDIO 100 mA 348
Maximum Current out of VSS ISS 100 mA 348
Maximum Current sunk by a I/O Pin IIO 20 mA 348
Maximum Current Sourced by a I/O Pin IIO 20 mA 348
Maximum Current Sunk by Total I/O Pins 100 mA 348
Maximum Current Sourced by Total I/O Pins 100 mA 348
Operating Temperature TA -40 105 °C 348
Junction temperature TJ -40 125 C 348
Storage Temperature TST -65 150 °C 348
Internal AHB clock frequency fHCLK 192 MHz 350
Operation Voltage VDD 1.8 3.6 V 350
Power supply for PA.0 ~ 5 VDDIO 1.8 3.6 V 350
LDO Output Voltage VLDO 1.08 1.2 1.32 V 350
External 4~24 MHz High Speed Crystal oscillator frequency fHXT 4 24 MHz VDD = 1.8 ~ 3.6V 362
HXT Temperature Range THXT -40 105 C 362
Clock Duty (HXT) 45 50 55 % 363
Clock High Time (OSC input) tCHCX 450 nS LXT 32.768 kHz clock input 364
Clock Low Time (OSC input) tCLCX 450 nS LXT 32.768 kHz clock input 364
Internal Oscillator Frequency (HIRC) tolerance -1 1 % TA = 25 °C, VDD = 3.3V 366
Internal Oscillator Frequency (HIRC) tolerance -2 2 % -40C ~ +105 °C, VDD = 1.8 ~ 3.6V 366
10 kHz Internal Low Speed RC Oscillator frequency FLRC 5 20 kHz VDD=1.8V3.6V, TA=-40105°C 366
PLL input clock fPLL_IN 4 24 MHz 366
PLL multiplier output clock fPLL_OUT 50 500 MHz 366
Low-Voltage Reset supply voltage (AVDD) AVDD 0 3.6 V 368
Low-Voltage Reset Threshold Voltage VLVR 1.4 1.48 1.56 V TA = 105 ℃ 368
Brown-out Voltage (Falling edge) VBOD_F 2.9 3 3.1 V BODVL [2:0] = 111 368
Brown-out Voltage (Falling edge) VBOD_F 2.7 2.8 2.9 V BODVL [2:0] = 110 368
Brown-out Voltage (Falling edge) VBOD_F 2.5 2.6 2.7 V BODVL [2:0] = 101 368
Brown-out Voltage (Falling edge) VBOD_F 2.3 2.4 2.5 V BODVL [2:0] = 100 368
Brown-out Voltage (Falling edge) VBOD_F 2.1 2.2 2.3 V BODVL [2:0] = 011 368
Brown-out Voltage (Falling edge) VBOD_F 1.9 2 2.1 V BODVL [2:0] = 010 368
Brown-out Voltage (Falling edge) VBOD_F 1.7 1.8 1.9 V BODVL [2:0] = 001 368
Brown-out Voltage (Falling edge) VBOD_F 1.5 1.6 1.7 V BODVL [2:0] = 000 368
Endurance NENDUR 10000 cycles 377
Data Retention TRET 10 year 377
Page Erase Time TERASE 92 160 mS 377
Mass Erase Time TMER 201 320 mS 377
Program Time TPROG 42 50 uS 377
Read Current IDD1 4.12 mA 377
Program Current IDD2 5 mA 377
Erase Current IDD3 5 uA 377
Input Low Voltage (TTL input) VIL1 0.8 V VDD = VDDIO = 3.6 V 360
Input Low Voltage (TTL input) VIL1 0.56 V VDD = VDDIO = 1.8 V 360
Input High Voltage (TTL input) VIH1 2 V VDD = VDDIO = 3.6V 360
Input High Voltage (TTL input) VIH1 1.04 V VDD = VDDIO = 1.8V 360
Input Leakage Current ILK -1 1 uA VDD = VDDIO = 3.6V, 0 < VIN < VDD, Open-drain or input only mode 360
DAC analog supply voltage AVDD 1.8 3.6 V 373
DAC reference supply voltage VREF 1.5 V VREF ≤ AVDD 373
Differential non-linearity error (DNL) DNL -2 2 LSB 12-bit mode 373
Integral non-linearity error (INL) INL -4 4 LSB 12-bit mode 373

CAD (KiCad official)

  • Symbol: M487KIDAE
  • Footprint: Package_QFP:LQFP-128_14x14mm_P0.4mm
  • 3D model: LQFP-128(14x14) (KiCad packages3D, STEP)
  • 3D model files: m487kidae-etched.step / m487kidae-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); m487kidae.step / m487kidae.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nuvoton Tech datasheet (401 pp, sha256 26fcd9069806e542, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF