component
M24C32-DFMN6TP
Public Made by Adomby adom
STMicroelectronics EEPROM, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownM24C32-DFMN6TP
STMicroelectronics · EEPROM · SOP-8
M24C32-DFMN6TP from STMicroelectronics, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | E0 | input | Chip Enable address bit b1; must be tied to VCC or VSS to set the least-significant bit of the 7-bit device select code; reads as 0 when left floating; VIL max 0.3 VCC, VIH min 0.7 VCC (at VCC ≥ 2.5 V). |
| 2 | E1 | input | Chip Enable address bit b2; must be tied to VCC or VSS to set the middle bit of the 7-bit device select code; reads as 0 when left floating; VIL max 0.3 VCC, VIH min 0.7 VCC (at VCC ≥ 2.5 V). |
| 3 | E2 | input | Chip Enable address bit b3; must be tied to VCC or VSS to set the most-significant chip-enable bit of the 7-bit device select code; reads as 0 when left floating; VIL max 0.3 VCC, VIH min 0.7 VCC (at VCC ≥ 2.5 V). |
| 4 | VSS | power_in | Ground; reference for the VCC supply voltage; decouple VCC to VSS with 10 nF-100 nF capacitor close to the package pins. |
| 5 | SDA | bidirectional | Serial Data I/O; open-drain output that may be wire-OR'd with other open-drain signals; requires external pull-up resistor to VCC; input capacitance max 8 pF; IOL max 5 mA (SDA = 0). |
| 6 | SCL | input | Serial Clock input; strobes data on SDA(in) and clocks data out on SDA(out); supports I²C clock frequencies up to 1 MHz (VCC ≥ 1.7 V); input capacitance max 6 pF. |
| 7 | WC | input | Write Control input; driving high disables write operations to the entire memory array (data bytes not acknowledged); driving low or leaving floating enables write operations; VIL max 0.3 VCC, VIH min 0.7 VCC (at VCC ≥ 2.5 V). |
| 8 | VCC | power_in | Supply voltage; operating range 1.7 V to 5.5 V over -40 °C to +85 °C (M24C32-F variant); must rise continuously from 0 V and remain stable throughout any write cycle tW (max 5 ms). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOP-8 |
| Category | Memory |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
M24C32-DFMN6TP - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
m24c32-dfmn6tp-etched.step/m24c32-dfmn6tp-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);m24c32-dfmn6tp.step/m24c32-dfmn6tp.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (51 pp, sha256
8f13660da584f59c, retrieved 2026-09-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).