component

M24C02-FMN6TP

Public Made by Adom

by adom

STMicroelectronics EEPROM, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentmemorym24c02-fmn6tp
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs m24c02-fmn6tp: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
m24c02-fmn6tp-etched.fit.json m24c02-fmn6tp: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
m24c02-fmn6tp-etched.glb m24c02-fmn6tp: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
m24c02-fmn6tp-etched.step m24c02-fmn6tp: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
m24c02-fmn6tp.glb Publish 0.1.0 · Ray
m24c02-fmn6tp.kicad_mod Publish 0.1.0 · Ray
m24c02-fmn6tp.kicad_sym Publish 0.1.0 · Ray
m24c02-fmn6tp.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
m24c02-fmn6tp.step Publish 0.1.0 · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json m24c02-fmn6tp: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md m24c02-fmn6tp: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

M24C02-FMN6TP

STMicroelectronics · EEPROM · SOIC-8

M24C02-FMN6TP from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 E0 input Chip Enable address input bit 0. Sets bit b1 of the 7-bit I2C device select code; must be tied to VCC or VSS. Reads as 0 if left floating.
2 E1 input Chip Enable address input bit 1. Sets bit b2 of the 7-bit I2C device select code; must be tied to VCC or VSS. Reads as 0 if left floating.
3 E2 input Chip Enable address input bit 2. Sets bit b3 of the 7-bit I2C device select code; must be tied to VCC or VSS. Reads as 0 if left floating.
4 VSS power_in Ground reference for VCC supply voltage.
5 SDA bidirectional I2C Serial Data input/output. Open-drain output; requires an external pull-up resistor to VCC. Wire-OR compatible with other open-drain devices on the bus.
6 SCL input I2C Serial Clock input. Strobes data on SDA(in) and clocks out data on SDA(out). Supports 100 kHz Standard-mode and 400 kHz Fast-mode.
7 WC input Write Control (active-low). When driven high, writes to the memory array are inhibited (data bytes are NACK'd); when driven low or left floating, writes are enabled.
8 VCC power_in Positive supply voltage. M24C02-F: 1.7 V to 5.5 V over full temperature range (1.6 V to 1.7 V allowed for 0-85 degC limited range). Decouple with 10 nF to 100 nF close to the VCC/VSS pins.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-8
Category Memory
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • M24C02-FMN6TP
  • M24C02-FMN6TPDW
  • M24C02-FMN6TPBN
  • M24C02-FMN6TPMC
  • M24C02-FMN6TPMH

CAD (KiCad official)

  • Symbol: M24C02-FMN6TP
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: m24c02-fmn6tp-etched.step / m24c02-fmn6tp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); m24c02-fmn6tp.step / m24c02-fmn6tp.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
m24c02-fmn6tp.step 122 KB You want the bare part, or you mark your own boards.
m24c02-fmn6tp-etched.step 2.3 MB You want the part with M24C02-FMN6TP already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 571 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (42 pp, sha256 943c0b9f52652f9b, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF