Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

M24C02-DRMN3TP

STMicroelectronics · EEPROM · SO-8

M24C02-DRMN3TP from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 E0 input Chip Enable bit 0; input used to set the three least significant bits (b1) of the 7-bit device select code; must be tied to VCC or VSS; reads low when left floating.
2 E1 input Chip Enable bit 1; input used to set the three least significant bits (b2) of the 7-bit device select code; must be tied to VCC or VSS; reads low when left floating.
3 E2 input Chip Enable bit 2; input used to set the three least significant bits (b3) of the 7-bit device select code; must be tied to VCC or VSS; reads low when left floating.
4 VSS power_in Ground; reference for the VCC supply voltage.
5 SDA bidirectional Serial Data; input/output for I2C bus communication with open-drain output; pull-up resistor to VCC required.
6 SCL input Serial Clock; input used to strobe data on SDA and output data on SDA.
7 WC input Write Control; input to protect memory from inadvertent writes; write operations disabled when driven high; enabled when driven low or left floating.
8 VCC power_in Supply voltage; operating range 1.7 V to 5.5 V per Table 6 operating conditions.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SO-8
Category Memory
Pins 8

CAD (KiCad official)

  • Symbol: M24C02-DRMN3TP
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: m24c02-drmn3tp-etched.step / m24c02-drmn3tp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); m24c02-drmn3tp.step / m24c02-drmn3tp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (40 pp, sha256 4c3191d92b989b9e, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF