component
M24256-BRMN6TP
Public Made by Adomby adom
STMicroelectronics EEPROM, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownM24256-BRMN6TP
STMicroelectronics · EEPROM · SOIC-8
M24256-BRMN6TP from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | E0 | input | Chip Enable input that sets the value of device select code bit b1 and must be tied to VCC or VSS; when left floating it is read as low (0). |
| 2 | E1 | input | Chip Enable input that sets the value of device select code bit b2 and must be tied to VCC or VSS; when left floating it is read as low (0). |
| 3 | E2 | input | Chip Enable input that sets the value of device select code bit b3 and must be tied to VCC or VSS; when left floating it is read as low (0). |
| 4 | VSS | power_in | Ground, the reference for the VCC supply voltage. |
| 5 | SDA | bidirectional | Serial data input/output, an open-drain output that requires a pull-up resistor to VCC and may be wire-OR'ed with other open-drain signals on the bus. |
| 6 | SCL | input | Serial clock input used to strobe data available on SDA in and to output data on SDA out. |
| 7 | WC | input | Write Control input; driving it high disables write operations to the entire memory array, while driving it low or leaving it floating enables writes. |
| 8 | VCC | power_in | Supply voltage; for the M24256-BR it operates from 1.8 V to 5.5 V and should be decoupled close to the VCC/VSS pins with about 10 nF to 100 nF. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOIC-8 |
| Category | Memory |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
M24256-BRMN6TP - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
m24256-brmn6tp-etched.step/m24256-brmn6tp-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);m24256-brmn6tp.step/m24256-brmn6tp.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (43 pp, sha256
3667ff5a4600a5b5, retrieved 2026-10-11, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).