component
LW6550A23E
Public Made by Adomby adom
Lewa Micro Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 17d ago |
| viewers | 17d ago |
| lw6550a23e-etched.glb | 17d ago |
| lw6550a23e-etched.step | 17d ago |
| lw6550a23e-hero.glb | 17d ago |
| lw6550a23e-hero.overlay.json | 17d ago |
| lw6550a23e.glb | 17d ago |
| lw6550a23e.kicad_mod | 17d ago |
| lw6550a23e.kicad_sym | 17d ago |
| lw6550a23e.lbr | 17d ago |
| lw6550a23e.step | 17d ago |
| package.json | 17d ago |
| page.json | 17d ago |
| README.md | 17d ago |
LW6550A23E
Lewa Micro · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5L
LW6550A23E from Lewa Micro, in a SOT-23-5L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Input pin, rated 2.5 V to 40 V; use the recommended or larger ceramic capacitor from IN to ground and place it as close to the device as possible. |
| 2 | GND | power_in | Ground pin; for PCB layout, the datasheet recommends separate VIN and VOUT ground planes connected only at this GND pin. |
| 3 | EN | input | Enable pin (rated 0 V to 40 V): drive above VEN(HI) (1.5 V min) to turn the regulator on and below VEN(LO) (0.5 V max) to put the LDO into shutdown. |
| 4 | NC | unconnected | No internal connection; the datasheet says to ground this pin for better thermal performance. |
| 5 | VOUT | power_out | Regulated output (1.5 V to 5.0 V, up to 150 mA); connect a low-ESR capacitor of at least the nominal recommended value (1 µF) from OUT to GND, and an internal pulldown discharges OUT in shutdown. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Lewa Micro |
| Package | SOT-23-5L |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VIN | 2.5 | 40 | V | 5 | ||
| Output Accuracy | VOUT | -1 | 1 | % | IOUT= 1mA | 5 | |
| Current Limit | ILIM | 150 | 210 | mA | 5 | ||
| Quiescent Current | IQ | 2.5 | 3.5 | μA | VIN=VEN=VOUT+1V, No Load, VOUT≥1.8V | 5 | |
| Shutdown Current | ISHD | 0.1 | 0.2 | μA | VEN=0V | 5 | |
| Dropout Voltage | VDROP | 590 | mV | IOUT=150mA, VOUT=5.0V | 5 | ||
| Line Regulation | ΔVOUT/(ΔVIN*VOUT(NOM)) | 0.01 | 0.04 | %/V | VIN= VOUT +1.0V to 40V, IOUT=1mA | 5 | |
| Load Regulation | ΔVOUT | 20 | 40 | mV | 1mA≤IOUT≤150mA | 5 | |
| Short Current | ISHORT | 15 | mA | VOUT=0V | 5 | ||
| EN High Voltage | VENH | 1.5 | V | VIN=2.5V to 40V, IOUT=1mA | 5 | ||
| EN Low Voltage | VENL | 0.5 | V | 5 | |||
| Input Voltage (absolute max) | VIN | -0.3 | 44 | V | 4 | ||
| EN Pin Voltage (absolute max) | VEN | -0.3 | 44 | V | 4 | ||
| VOUT Pin Voltage (absolute max) | VOUT | -0.3 | 6 | V | 4 | ||
| ESD Susceptibility HBM | V(ESD) | -2000 | 2000 | V | per ANSI/ESDA/JEDEC JS-001 | 4 | |
| Lead Temperature (Soldering) | TSOLDER | 260 | ℃ | 10s | 4 | ||
| Junction Temperature Range (absolute max) | TJ | -40 | 150 | ℃ | 4 | ||
| Storage Temperature Range | TSTG | -40 | 150 | ℃ | 4 | ||
| VIN Supply Voltage (recommended) | VIN | 2.5 | 40 | V | 4 | ||
| EN Pin Voltage (recommended) | VEN | 0 | 40 | V | 4 | ||
| VOUT Pin Voltage (recommended) | VOUT | 1.5 | 5 | V | 4 | ||
| Output Current (recommended) | IOUT | 0 | 150 | mA | 4 | ||
| Junction Temperature Range (recommended) | TJ | -40 | 125 | ℃ | 4 | ||
| Junction-to-ambient Thermal Resistance SOT23-5L (Type-A) | RθJA | 245 | ℃/W | Device mounted on FR-4 PCB, per JESD51-3 | 4 | ||
| Thermal Shutdown Temperature | TSD | 160 | ℃ | rising | 5 | ||
| TSD Hysteresis | ΔTSD | 25 | ℃ | falling | 5 | ||
| Output Discharge Resistance | RDSCHG | 130 | Ω | VIN=12V, VEN=0V | 5 |
CAD (KiCad official)
- Symbol:
LW6550A23E - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5L (KiCad packages3D, STEP)
- 3D model files:
lw6550a23e-etched.step/lw6550a23e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lw6550a23e.step/lw6550a23e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Lewa Micro datasheet (23 pp, sha256
b8a3c4600fa2b52c, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).