component

LW5418A23E

Public Made by Adom

by adom

Lewa Micro Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)lw5418a23efactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers lw5418a23e: viewers · Ray 17d ago
lw5418a23e-etched.glb Publish 0.1.0 · Ray 17d ago
lw5418a23e-etched.step lw5418a23e: factory component page (tier=lcsc) · Ray 17d ago
lw5418a23e-hero.glb lw5418a23e: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
lw5418a23e-hero.overlay.json Publish 0.1.0 · Ray 17d ago
lw5418a23e.glb Publish 0.1.0 · Ray 17d ago
lw5418a23e.kicad_mod Publish 0.1.0 · Ray 17d ago
lw5418a23e.kicad_sym Publish 0.1.0 · Ray 17d ago
lw5418a23e.lbr Publish 0.1.0 · Ray 17d ago
lw5418a23e.step Publish 0.1.0 · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

LW5418A23E

Lewa Micro · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5L

LW5418A23E from Lewa Micro, in a SOT-23-5L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input supply pin, operating from 1.9V to 5.5V; use the recommended ceramic input capacitor (at least 1µF) placed as close to the pin as possible.
2 GND power_in Ground pin.
3 EN input Enable pin: drive above VEN(HI) (1.5V) to turn the regulator on and below VEN(LO) (0.5V) to put the LDO into shutdown; EN pin voltage is rated 0 to 5.5V.
4 NC unconnected No internal connection; ground this pin for better thermal performance.
5 VOUT power_out Regulated output pin; connect a low-ESR ceramic capacitor (at least 1µF, located within 0.5 inch of the pin) and an internal pulldown discharges OUT in shutdown. Output for this part is 1.8V.

Key specifications

Parameter Value
Manufacturer Lewa Micro
Package SOT-23-5L
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage VIN 1.9 5.5 V 5
Output Accuracy VOUT -1 1 % IOUT= 1mA 5
Current Limit ILIM 550 700 mA 5
Quiescent Current IQ 10 15 μA VIN= VEN=VOUT+1V, No Load 5
Line Regulation ΔVOUT/(ΔVIN*VOUT(NOM)) 0.05 0.25 %/V VIN= VOUT +1V to 5.5V, IOUT=1mA 5
Load Regulation ΔVOUT 20 60 mV 1mA≤IOUT≤500mA 5
Input Supply Voltage (absolute maximum) VIN -0.3 6.5 V 4
EN Pin Voltage (absolute maximum) VEN -0.3 6.5 V 4
VOUT Pin Voltage (absolute maximum) VOUT -0.3 6 V 4
ESD Susceptibility, HBM V(ESD) -4000 4000 V HBM, per ANSI/ESDA/JEDEC JS-001 4
Junction Temperature Range (absolute maximum) TJ -40 150 ℃ 4
Storage Temperature Range TSTG -40 150 ℃ 4
Lead Temperature (Soldering) TSOLDER 260 ℃ 10s 4
VIN Supply Voltage (recommended) VIN 1.9 5.5 V 4
EN Pin Voltage (recommended) VEN 0 5.5 V 4
VOUT Pin Voltage (recommended) VOUT 1.2 5 V 4
Output Current IOUT 0 500 mA 4
Junction Temperature Range (recommended) TJ -40 125 ℃ 4
Short Current ISHORT 50 mA VOUT=0V 5
Shutdown Current ISHD 0.1 μA VEN=0V 5
EN Pull-Down Current IEN 0.15 μA VIN=VEN =5.5V 5
EN High Voltage VENH 1.5 V VIN=1.9V to 5.5V, IOUT=1mA 5
EN Low Voltage VENL 0.5 V 5
Output Discharge Resistance RDSCHG 60 Ω VIN=5.5V, VEN=0V 5
Thermal Shutdown Temperature TSD 160 ℃ Temperature rising 5
TSD Hysteresis △TSD 20 ℃ Temperature falling 5
Junction-to-ambient Thermal Resistance (SOT23-5L) RθJA 188 ℃/W SOT23-5L, device mounted on FR-4 PCB per JESD51-3 4

CAD (KiCad official)

  • Symbol: LW5418A23E
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5L (KiCad packages3D, STEP)
  • 3D model files: lw5418a23e-etched.step / lw5418a23e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lw5418a23e.step / lw5418a23e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Lewa Micro datasheet (23 pp, sha256 df31c2e49d16aac8, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF