main
History Download
Ray Publish 0.1.0 ef87887 24d ago

LW5233N23C

Lewa Micro · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23

LW5233N23C from Lewa Micro, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin for the regulator, and the GND node that the datasheet says the PCB ground planes for VIN and VOUT should connect to.
2 VOUT power_out Regulated output pin (1.2 V to 5.0 V, 3.3 V for this part); use a low-ESR capacitor of at least 1 µF, placed no more than 0.5 inch from the pin, and an internal pulldown discharges OUT when VEN is below VEN(LOW).
3 VIN power_in Input supply pin, operating range 1.5 V to 6.0 V; place the recommended input capacitor as close to the device as possible for best transient response.

Key specifications

Parameter Value
Manufacturer Lewa Micro
Package SOT-23
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output Accuracy VOUT -1.5 1.5 % IOUT= 1mA 5
Line Regulation ΔVOUT/(ΔVIN*VOUT(NOM)) 0.1 0.25 %/V VIN= VOUT +1V to 6V, IOUT=1mA 5
Load Regulation ΔVOUT 20 50 mV 1mA≤IOUT≤500mA 5
Quiescent Current IQ 40 60 μA VIN= VEN=VOUT+1V, No Load 5
Current Limit ILIM 515 700 mA 5
Dropout Voltage VDROP 50 mV IOUT=100mA, VOUT=3.3V 5
Dropout Voltage VDROP 250 mV IOUT=500mA, VOUT=3.3V 5
Short Current ISHORT 80 mA VOUT=0V 5
Shutdown Current ISHD 0.1 μA VIN=6.0, VEN=0V 5
EN High Voltage VENH 1.5 V VIN=1.5V to 6.0V, IOUT=1mA 5
EN Low Voltage VENL 0.5 V 5
Power Supply Rejection Ratio PSRR 85 dB VIN= 4.3V, VOUT=3.3V, CIN=None, VPP=0.5V, IOUT=10mA, f=217Hz 5
Power Supply Rejection Ratio PSRR 95 dB VIN= 4.3V, VOUT=3.3V, CIN=None, VPP=0.5V, IOUT=10mA, f=1KHz 5
Power Supply Rejection Ratio PSRR 75 dB VIN= 4.3V, VOUT=3.3V, CIN=None, VPP=0.5V, IOUT=10mA, f=10KHz 5
Power Supply Rejection Ratio PSRR 55 dB VIN= 4.3V, VOUT=3.3V, CIN=None, VPP=0.5V, IOUT=10mA, f=100KHz 5
Input Voltage VIN 1.5 6 V 5
Absolute Maximum Supply Voltage VIN -0.3 7 V 4
Absolute Maximum EN Pin Voltage VEN -0.3 7 V 4
Absolute Maximum VOUT Pin Voltage VOUT -0.3 V Upper limit printed as VIN+0.3 4
ESD Susceptibility HBM V(ESD) -4000 4000 V HBM, per ANSI/ESDA/JEDEC JS-001 4
Junction Temperature Range (absolute maximum) TJ -40 150 ℃ 4
Storage Temperature Range TSTG -40 150 ℃ 4
Lead Temperature (Soldering) TSOLDER 260 ℃ 10s 4
Junction-to-ambient Thermal Resistance RθJA 319 ℃/W SOT23 package, device mounted on FR-4 PCB 4
VIN Supply Voltage (recommended) VIN 1.5 6 V 4
EN Pin Voltage (recommended) VEN 0 6 V 4
VOUT Pin Voltage (recommended) VOUT 1.2 5 V 4
Output Current IOUT 0 500 mA 4
Junction Temperature Range (recommended) TJ -40 125 ℃ 4
Startup Time TSTR 25 μs From VEN 'L'→'H' to 95%*VOUT, COUT=1uF, No Load 5
Thermal Shutdown Temperature TSD 160 ℃ Temperature rising 5
TSD Hysteresis △TSD 20 ℃ Temperature falling 5
Output Discharge Resistance RDSCHG 150 Ω VIN=6V, VEN=0V 5

CAD (KiCad official)

  • Symbol: LW5233N23C
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: lw5233n23c-etched.step / lw5233n23c-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lw5233n23c.step / lw5233n23c.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Lewa Micro datasheet (22 pp, sha256 554585e66fced619, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF