component
LW5218A23E
Public Made by Adomby adom
Lewa Micro Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 24d ago |
| viewers | 24d ago |
| lw5218a23e-etched.glb | 24d ago |
| lw5218a23e-etched.step | 24d ago |
| lw5218a23e-hero.glb | 24d ago |
| lw5218a23e-hero.overlay.json | 24d ago |
| lw5218a23e.glb | 24d ago |
| lw5218a23e.kicad_mod | 24d ago |
| lw5218a23e.kicad_sym | 24d ago |
| lw5218a23e.lbr | 24d ago |
| lw5218a23e.step | 24d ago |
| package.json | 24d ago |
| page.json | 24d ago |
| README.md | 24d ago |
LW5218A23E
Lewa Micro · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5L
LW5218A23E from Lewa Micro, in a SOT-23-5L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Input pin; use the recommended value or a larger ceramic capacitor from IN to ground, placed as close to the device as possible, for best transient response and minimum input impedance. |
| 2 | GND | power_in | Ground pin. |
| 3 | EN | input | Enable pin: drive EN greater than VEN(HI) to turn the regulator on, and drive EN less than VEN(LO) to put the LDO into shutdown mode. |
| 4 | NC | unconnected | No internal connection; the datasheet says to ground this pin for better thermal performance. |
| 5 | VOUT | power_out | Regulated output pin; connect a low-ESR capacitor, using the nominal recommended value or larger from OUT to GND, and an internal pulldown discharges OUT when the regulator is in shutdown (VEN < VEN(LOW)). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Lewa Micro |
| Package | SOT-23-5L |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VIN | 1.5 | 6 | V | 5 | ||
| Output Accuracy | VOUT | -1.5 | 1.5 | % | IOUT= 1mA | 5 | |
| Current Limit | ILIM | 515 | 700 | mA | 5 | ||
| Quiescent Current | IQ | 40 | 60 | μA | VIN= VEN=VOUT+1V, No Load | 5 | |
| Shutdown Current | ISHD | 0.1 | μA | VIN=6.0, VEN=0V | 5 | ||
| Line Regulation | ΔVOUT/(ΔVIN*VOUT(NOM)) | 0.1 | 0.25 | %/V | VIN= VOUT +1V to 6V, IOUT=1mA | 5 | |
| Load Regulation | ΔVOUT | 20 | 50 | mV | 1mA≤IOUT≤500mA | 5 | |
| Short Current | ISHORT | 80 | mA | VOUT=0V | 5 | ||
| EN High Voltage | VENH | 1.5 | V | VIN=1.5V to 6.0V, IOUT=1mA | 5 | ||
| EN Low Voltage | VENL | 0.5 | V | 5 | |||
| Startup Time | TSTR | 25 | μs | From VEN 'L'→'H' to 95%*VOUT, COUT=1uF, No Load | 5 | ||
| Output Discharge Resistance | RDSCHG | 150 | Ω | VIN=6V, VEN=0V | 5 | ||
| Thermal Shutdown Temperature | TSD | 160 | ℃ | Temperature rising | 5 | ||
| TSD Hysteresis | △TSD | 20 | ℃ | Temperature falling | 5 | ||
| Input Voltage (absolute maximum) | VIN | -0.3 | 7 | V | 4 | ||
| EN Pin Voltage (absolute maximum) | VEN | -0.3 | 7 | V | 4 | ||
| VOUT Pin Voltage (absolute maximum) | VOUT | -0.3 | V | Printed as -0.3~(VIN+0.3) | 4 | ||
| ESD Susceptibility, HBM | V(ESD) | -4000 | 4000 | V | Per ANSI/ESDA/JEDEC JS-001 | 4 | |
| Lead Temperature (Soldering) | TSOLDER | 260 | ℃ | 10s | 4 | ||
| Junction Temperature Range (absolute maximum) | TJ | -40 | 150 | ℃ | 4 | ||
| Storage Temperature Range | TSTG | -40 | 150 | ℃ | 4 | ||
| Junction-to-ambient Thermal Resistance, SOT23-5L | RθJA | 285 | ℃/W | Device mounted on FR-4 PCB, per JESD51-3 | 4 | ||
| VOUT Pin Voltage (recommended) | VOUT | 1.2 | 5 | V | 4 | ||
| EN Pin Voltage (recommended) | VEN | 0 | 6 | V | 4 | ||
| Output Current | IOUT | 0 | 500 | mA | 4 | ||
| Junction Temperature Range (recommended) | TJ | -40 | 125 | ℃ | 4 |
CAD (KiCad official)
- Symbol:
LW5218A23E - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5L (KiCad packages3D, STEP)
- 3D model files:
lw5218a23e-etched.step/lw5218a23e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);lw5218a23e.step/lw5218a23e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Lewa Micro datasheet (22 pp, sha256
554585e66fced619, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).