component

LTP3559-33RXT4

Public Made by Adom

by adom

Linearin Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-89-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ltp3559-33rxt4factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
ltp3559-33rxt4 / README.md
History Download
Ray Publish 0.1.0 db654d7 17d ago

LTP3559-33RXT4

Linearin · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89-3

LTP3559-33RXT4 from Linearin, in a SOT-89-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Output pin of the LDO; absolute maximum rating for OUT to GND is -0.3 to 6 V.
2 GND power_in Ground pin, the reference for the input and output.
3 IN power_in Supply input pin; absolute maximum rating for IN to GND is -0.3 to 48 V.

Key specifications

Parameter Value
Manufacturer Linearin
Package SOT-89-3
Category Power Management (PMIC)
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Line Regulation RegLINE 0.01 0.04 %/V 2.5 V ≤ VIN ≤ 36 V, IOUT = 10 mA 5
Load Regulation RegLOAD 40 mV 1 mA ≤ IOUT ≤ 300 mA, VIN = VOUT + 2 V 5
Maximum Output Current IOUT 350 mA VIN = VOUT +2 V 5
Quiescent Current IQ 2.5 4 μA IOUT = 0 mA 5
Standby Current IQ_OFF 0.1 1 μA VEN = 0 V, TA = 25°C 5
EN Pin Threshold Voltage (high) VENH 1.2 V EN Input Voltage “H” 5
EN Pin Threshold Voltage (low) VENL 0.4 V EN Input Voltage “L” 5
EN Pin Current IEN 1 μA VEN = 0 to 36V 5
Power Supply Rejection Ratio PSRR 60 dB VIN = VOUT + 1 V, IOUT = 20 mA, f = 1 kHz 5
Output Noise Voltage eN 100 μVrms VIN = VOUT + 2 V, IOUT = 1 mA, f = 10 Hz to 100 KHz, (VOUT = 3 V) COUT = 1 μF 5
Thermal Shutdown Temperature TSD 155 °C Temperature Increasing from TA=+25°C 5
Thermal Shutdown Hysteresis TSDH 20 °C Temperature Falling From TSD 5
Output voltage accuracy (worst case) -2 2 % over all load, line, process, and temperature variations 1
Operating Input Voltage VIN 45 V 5
Input capacitor (recommended) CIN 1 10 μF ceramic capacitor between VIN and GND; may be increased without limit 4
Output capacitor (recommended) COUT 1 10 μF ceramic output capacitor; temperature characteristics X7R or X5R 4
Output capacitor ESR (recommended) ESR 5 100 mΩ equivalent series resistance of output capacitor 4
IN pin to GND pin -0.3 48 V 4
OUT pin to GND pin -0.3 6 V 4
Operating Junction Temperature -40 125 °C 4
Storage Temperature -65 150 °C 4
Lead Temperature (Soldering, 10 sec) 300 °C Soldering, 10 sec 4
ESD (HBM) -2000 2000 V ESDA/JEDEC JS-001-2017 4
Thermal Resistance (Junction to Ambient), SOT89-3 135 °C/W Junction to ambient, SOT89-3 package 4

CAD (KiCad official)

  • Symbol: LTP3559-33RXT4
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89-3 (KiCad packages3D, STEP)
  • 3D model files: ltp3559-33rxt4-etched.step / ltp3559-33rxt4-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ltp3559-33rxt4.step / ltp3559-33rxt4.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Linearin datasheet (12 pp, sha256 4ce104044a30ec68, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF