component
LTP3456-33NYT5
Public Made by Adomby adom
Linearin(先积集成) Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
LTP3456-33NYT5
Linearin(先积集成) · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5
LTP3456-33NYT5 from Linearin(先积集成), in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Supply input pin; VIN operates from 1.9 V to 5.5 V, with an absolute maximum of 7 V, and a 0.47 µF to 4.7 µF ceramic input capacitor is recommended close to the device. |
| 2 | GND | power_in | Ground pin; the input and output capacitors should return to this pin through wide copper traces. |
| 3 | EN | input | Enable control input, active high: the regulator turns on when EN is pulled high (VIH 1.2 V min) and off when pulled low (VIL 0.3 V max), and EN should be tied to IN if the feature is unused. |
| 4 | NC | unconnected | No connection; this pin is not connected internally on the SOT23-5L package. |
| 5 | OUT | power_out | Regulated output pin for the 3.3 V fixed output; it requires a 0.47 µF to 4.7 µF ceramic output capacitor with ESR of 5 mΩ to 100 mΩ and X7R or X5R dielectric, placed as close as possible to OUT and GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Linearin(先积集成) |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage Range | VIN | 1.9 | 5.5 | V | 5 | ||
| Regulated Output Voltage | ΔVOUT | -2 | 2 | %VOUT | IOUT = 1 mA, -40℃≤ TA ≤85℃ | 5 | |
| Line Regulation | 0.03 | 0.2 | %VOUT | VIN = VOUT +1 V to 5.5 V, IOUT = 10 mA | 5 | ||
| Load Regulation | 20 | 40 | mA | IOUT = 0 mA to 300 mA | 5 | ||
| Dropout Voltage (VOUT = 3.3 V) | VDROP | 180 | 300 | mV | VOUT = 3.3 V, IOUT = 300 mA | 5 | |
| DC Supply Quiescent Current | IQ-ON | 45 | 70 | μA | Active mode: VEN=VIN | 5 | |
| DC Supply Shutdown Current | IQ-OFF | 0.01 | 1 | μA | VEN = 0V | 5 | |
| EN Pin Input Current | IEN | 0 | 0.1 | μA | VEN = 0 V | 5 | |
| EN High Threshold | VIH | 1.2 | V | 5 | |||
| EN Low Threshold | VIL | 0.3 | V | 5 | |||
| EN Pull-down Resistance | RPD | 0.8 | 1 | 1.3 | MΩ | 5 | |
| Soft-start Time | TS | 80 | μS | From enable to power on | 5 | ||
| Short Current Limit | ISHORT | 70 | mA | VOUT = 0 V | 5 | ||
| Current Limit | ILMT | 300 | mA | RLOAD = 1 Ω | 5 | ||
| Power Supply Rejection Ratio | PSRR | 70 | dB | f = 1 kHz, COUT = 1 µF, IOUT = 20 mA | 5 | ||
| Power Supply Rejection Ratio | PSRR | 65 | dB | f = 10 kHz, COUT = 1 µF, IOUT = 30 mA | 5 | ||
| Output resistance of auto discharge at off state | RLOW | 90 | Ω | EN = 0 V, VIN = 4 V | 5 | ||
| Thermal Shutdown Threshold | TTSD | 150 | °C | TJ rising | 5 | ||
| Thermal Shutdown Hysteresis | THYS | 20 | °C | TJ falling from shutdown | 5 | ||
| IN Voltage (absolute maximum) | VIN | -0.3 | 7 | V | 4 | ||
| Other Pin Voltage (absolute maximum) | -0.3 | V | 4 | ||||
| Maximum Load Current | 500 | mA | 4 | ||||
| Junction Temperature | TJ | 150 | °C | 4 | |||
| Storage Temperature | TSTG | -65 | 150 | °C | 4 | ||
| Lead Temperature (Soldering) | TL | 300 | °C | 10 sec | 4 | ||
| Input Voltage Range (recommended) | VIN | 1.9 | 5.5 | V | 4 | ||
| Output Current | IOUT | 0 | 500 | mA | 4 | ||
| Operating Ambient Temperature | TA | -40 | 85 | 4 | |||
| Effective Input Ceramic Capacitor Value | CIN | 0.47 | 4.7 | µF | 4 | ||
| Effective Output Ceramic Capacitor Value | COUT | 0.47 | 4.7 | µF | 4 | ||
| Input and Output Capacitor Equivalent Series Resistance | ESR | 5 | 100 | mΩ | 4 | ||
| Package Thermal Resistance (SOT23-5) | 260 | °C/W | 4 |
CAD (KiCad official)
- Symbol:
LTP3456-33NYT5 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
ltp3456-33nyt5-etched.step/ltp3456-33nyt5-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ltp3456-33nyt5.step/ltp3456-33nyt5.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Linearin(先积集成) datasheet (8 pp, sha256
47cb25133cb78620, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# LTP3456-33NYT5
**Linearin(先积集成)** · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5
LTP3456-33NYT5 from Linearin(先积集成), in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Supply input pin; VIN operates from 1.9 V to 5.5 V, with an absolute maximum of 7 V, and a 0.47 µF to 4.7 µF ceramic input capacitor is recommended close to the device. |
| 2 | GND | power_in | Ground pin; the input and output capacitors should return to this pin through wide copper traces. |
| 3 | EN | input | Enable control input, active high: the regulator turns on when EN is pulled high (VIH 1.2 V min) and off when pulled low (VIL 0.3 V max), and EN should be tied to IN if the feature is unused. |
| 4 | NC | unconnected | No connection; this pin is not connected internally on the SOT23-5L package. |
| 5 | OUT | power_out | Regulated output pin for the 3.3 V fixed output; it requires a 0.47 µF to 4.7 µF ceramic output capacitor with ESR of 5 mΩ to 100 mΩ and X7R or X5R dielectric, placed as close as possible to OUT and GND. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Linearin(先积集成) |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage Range | VIN | 1.9 | | 5.5 | V | | 5 |
| Regulated Output Voltage | ΔVOUT | -2 | | 2 | %VOUT | IOUT = 1 mA, -40℃≤ TA ≤85℃ | 5 |
| Line Regulation | | | 0.03 | 0.2 | %VOUT | VIN = VOUT +1 V to 5.5 V, IOUT = 10 mA | 5 |
| Load Regulation | | | 20 | 40 | mA | IOUT = 0 mA to 300 mA | 5 |
| Dropout Voltage (VOUT = 3.3 V) | VDROP | | 180 | 300 | mV | VOUT = 3.3 V, IOUT = 300 mA | 5 |
| DC Supply Quiescent Current | IQ-ON | | 45 | 70 | μA | Active mode: VEN=VIN | 5 |
| DC Supply Shutdown Current | IQ-OFF | | 0.01 | 1 | μA | VEN = 0V | 5 |
| EN Pin Input Current | IEN | | 0 | 0.1 | μA | VEN = 0 V | 5 |
| EN High Threshold | VIH | | 1.2 | | V | | 5 |
| EN Low Threshold | VIL | | 0.3 | | V | | 5 |
| EN Pull-down Resistance | RPD | 0.8 | 1 | 1.3 | MΩ | | 5 |
| Soft-start Time | TS | | 80 | | μS | From enable to power on | 5 |
| Short Current Limit | ISHORT | | 70 | | mA | VOUT = 0 V | 5 |
| Current Limit | ILMT | | 300 | | mA | RLOAD = 1 Ω | 5 |
| Power Supply Rejection Ratio | PSRR | | 70 | | dB | f = 1 kHz, COUT = 1 µF, IOUT = 20 mA | 5 |
| Power Supply Rejection Ratio | PSRR | | 65 | | dB | f = 10 kHz, COUT = 1 µF, IOUT = 30 mA | 5 |
| Output resistance of auto discharge at off state | RLOW | | 90 | | Ω | EN = 0 V, VIN = 4 V | 5 |
| Thermal Shutdown Threshold | TTSD | | 150 | | °C | TJ rising | 5 |
| Thermal Shutdown Hysteresis | THYS | | 20 | | °C | TJ falling from shutdown | 5 |
| IN Voltage (absolute maximum) | VIN | -0.3 | | 7 | V | | 4 |
| Other Pin Voltage (absolute maximum) | | -0.3 | | | V | | 4 |
| Maximum Load Current | | | | 500 | mA | | 4 |
| Junction Temperature | TJ | | | 150 | °C | | 4 |
| Storage Temperature | TSTG | -65 | | 150 | °C | | 4 |
| Lead Temperature (Soldering) | TL | | | 300 | °C | 10 sec | 4 |
| Input Voltage Range (recommended) | VIN | 1.9 | | 5.5 | V | | 4 |
| Output Current | IOUT | 0 | | 500 | mA | | 4 |
| Operating Ambient Temperature | TA | -40 | | 85 | | | 4 |
| Effective Input Ceramic Capacitor Value | CIN | 0.47 | | 4.7 | µF | | 4 |
| Effective Output Ceramic Capacitor Value | COUT | 0.47 | | 4.7 | µF | | 4 |
| Input and Output Capacitor Equivalent Series Resistance | ESR | 5 | | 100 | mΩ | | 4 |
| Package Thermal Resistance (SOT23-5) | | | 260 | | °C/W | | 4 |
## CAD (KiCad official)
- Symbol: `LTP3456-33NYT5`
- Footprint: `Package_TO_SOT_SMD:SOT-23-5`
- 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files: `ltp3456-33nyt5-etched.step` / `ltp3456-33nyt5-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ltp3456-33nyt5.step` / `ltp3456-33nyt5.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Linearin(先积集成) datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603108628325158912) (8 pp, sha256 `47cb25133cb78620`, retrieved 2026-10-18, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/ltp3456-33nyt5-datasheet.pdf)