component
LTP3318NXT5
Public Made by Adomby adom
Linearin Linear Voltage Regulators (LDO), SOT-23-5L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownLTP3318NXT5
Linearin · Linear Voltage Regulators (LDO) · SOT-23-5L
LTP3318NXT5 from Linearin, in a SOT-23-5L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Supply input pin that must be closely decoupled to GND with a 1 µF or greater ceramic capacitor; the input voltage operating range is 2.5 V to 6.0 V. |
| 2 | GND | power_in | Ground pin. |
| 3 | EN | input | Active-high enable control input (EN low threshold 0.4 V, high threshold 1.4 V) that must not be left floating. |
| 4 | NC | unconnected | No connection. |
| 5 | OUT | power_out | Regulated output pin that should be bypassed with a 1 µF ceramic capacitor from this pin to ground. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Linearin |
| Package | SOT-23-5L |
| Category | Power Supply Chip |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage Operation Range | VIN | 2.5 | 6 | V | 6 | ||
| Dropout Voltage | VDROP | 190 | 280 | mV | VOUT ≥ 2.8 V, IOUT = 300 mA | 6 | |
| DC Supply Quiescent Current (active mode) | IQ_ON | 40 | 70 | µA | Active mode: VEN = VIN | 6 | |
| DC Supply Shutdown Current | IQ_OFF | 0.01 | 1 | µA | VEN = 0V | 6 | |
| Regulated Output Voltage accuracy | VOUT | -2 | 2 | % | IOUT = 1 mA, -40℃ ≤ TA ≤ 85℃ | 6 | |
| Output Voltage Line Regulation | 0.03 | 0.2 | % | VIN = VOUT + 1 V to 5.5 V, IOUT = 10 mA | 6 | ||
| Output Voltage Load Regulation | 0.1 | 0.4 | % | IOUT from 0 mA to 300 mA | 6 | ||
| EN Pin Input Current | IEN | 0.1 | µA | 6 | |||
| IN Voltage (absolute maximum) | -0.3 | 6.5 | V | 5 | |||
| Other Pin Voltage (absolute maximum, printed as VIN + 0.3 V) | -0.3 | V | 5 | ||||
| Maximum Load Current | 500 | mA | 5 | ||||
| Operating Junction Temperature | TJ | -40 | 125 | ℃ | 5 | ||
| Storage Temperature | -65 | 150 | ℃ | 5 | |||
| Lead Temperature (soldering) | 300 | ℃ | Soldering, 10 sec | 5 | |||
| Output capacitance (recommended) | COUT | 1 | 2.2 | µF | 4 | ||
| Output capacitor ESR (recommended) | ESR | 5 | 100 | mΩ | 4 | ||
| Input capacitance (recommended minimum) | CIN | 1 | µF | 4 | |||
| Junction to Ambient Thermal Resistance, SOT23-5 | θJA | 220 | ℃/W | SOT23-5 | 5 |
CAD (KiCad official)
- Symbol:
LTP3318NXT5 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5L (KiCad packages3D, STEP)
- 3D model files:
ltp3318nxt5-etched.step/ltp3318nxt5-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ltp3318nxt5.step/ltp3318nxt5.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Linearin datasheet (15 pp, sha256
961bae86bcf8dd12, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).