component
LTC8631XT5
Public Made by Adomby adom
Linearin Operational Amplifier, SOT-23-5L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
LTC8631XT5
Linearin · Operational Amplifier · SOT-23-5L
LTC8631XT5 from Linearin, in a SOT-23-5L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Amplifier output, rail-to-rail, stable with capacitive loads up to 500 pF. |
| 2 | -VS | power_in | Negative power supply, normally tied to ground, and the voltage between VS+ and VS- must be 2.3 V to 5.5 V. |
| 3 | +IN | input | Non-inverting input of the amplifier, with a voltage range from (VS- - 0.1 V) to (VS+ + 0.1 V). |
| 4 | -IN | input | Inverting input of the amplifier, with a voltage range from (VS- - 0.1 V) to (VS+ + 0.1 V). |
| 5 | +VS | power_in | Positive power supply of 2.3 V to 5.5 V, and split supplies are allowed if VS+ to VS- is 2.3 V to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Linearin |
| Package | SOT-23-5L |
| Category | Operational Amplifier/Comparator |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input offset voltage | VOS | -3.5 | 0.7 | 3.5 | mV | 3 | |
| Offset voltage drift | VOS TC | -2 | 2 | μV/℃ | TA = −40 to +125 ℃ | 3 | |
| Power supply rejection ratio | PSRR | 90 | 106 | dB | VS = 2.3 to 5.5 V, VCM < VS+ − 2V | 3 | |
| Power supply rejection ratio | PSRR | 77 | dB | TA = −40 to +125 ℃ | 3 | ||
| Input bias current | IB | 150 | pA | TA = +85 ℃ | 3 | ||
| Input bias current | IB | 500 | pA | TA = +125 ℃ | 3 | ||
| Common-mode rejection ratio | CMRR | 70 | 82 | dB | VCM = −0.1 to 5.1 V | 3 | |
| Common-mode rejection ratio | CMRR | 67 | dB | VCM = 0 to 4.9 V, TA = −40 to +125 ℃ | 3 | ||
| Common-mode rejection ratio | CMRR | 66 | 77 | dB | VS = 2.3 V, VCM = −0.1 to 2.1 V | 3 | |
| Common-mode rejection ratio | CMRR | 62 | dB | VCM = 0 to 2.1 V, TA = −40 to +125 ℃ | 3 | ||
| Open-loop voltage gain | AVOL | 93 | 102 | dB | RL = 10 kΩ, VO = 0.05 to 3.5 V | 3 | |
| Open-loop voltage gain | AVOL | 84 | dB | TA = −40 to +125 ℃ | 3 | ||
| Open-loop voltage gain | AVOL | 78 | 87 | dB | RL = 600 Ω, VO = 0.15 to 3.5 V | 3 | |
| Open-loop voltage gain | AVOL | 70 | dB | TA = −40 to +125 ℃ | 3 | ||
| Short-circuit current | ISC | -70 | 70 | mA | 4 | ||
| Operating supply voltage | VS | 2.3 | 5.5 | V | TA = −40 to +125 ℃ | 4 | |
| Quiescent current (per amplifier) | IQ | 600 | 730 | μA | VS = 2.5 V | 4 | |
| Quiescent current (per amplifier) | IQ | 700 | 850 | μA | VS = 5.0 V | 4 | |
| Supply voltage VS+ to VS− | 10 | V | 2 | ||||
| Signal input terminals current | -10 | 10 | mA | 2 | |||
| Storage temperature range | Tstg | -65 | 150 | ℃ | 2 | ||
| Junction temperature | TJ | 150 | ℃ | 2 | |||
| Lead temperature range (soldering) | 260 | ℃ | Soldering 10 sec | 2 | |||
| ESD human body model (HBM) | -5000 | 5000 | V | per MIL-STD-883J / Method 3015.9 | 2 | ||
| ESD charged device model (CDM) | -2000 | 2000 | V | per ESDA/JEDEC JS-002-2014 | 2 | ||
| ESD machine model (MM) | -250 | 250 | V | per JESD22-A115C | 2 | ||
| Operating temperature range | TA | -40 | 125 | ℃ | 4 | ||
| Package thermal resistance SOT23-5L | θJA | 190 | ℃/W | SOT23-5L package | 4 |
CAD (KiCad official)
- Symbol:
LTC8631XT5 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5L (KiCad packages3D, STEP)
- 3D model files:
ltc8631xt5-etched.step/ltc8631xt5-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ltc8631xt5.step/ltc8631xt5.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Linearin datasheet (18 pp, sha256
af7b8cc194c91883, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# LTC8631XT5
**Linearin** · Operational Amplifier · SOT-23-5L
LTC8631XT5 from Linearin, in a SOT-23-5L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT | output | Amplifier output, rail-to-rail, stable with capacitive loads up to 500 pF. |
| 2 | -VS | power_in | Negative power supply, normally tied to ground, and the voltage between VS+ and VS- must be 2.3 V to 5.5 V. |
| 3 | +IN | input | Non-inverting input of the amplifier, with a voltage range from (VS- - 0.1 V) to (VS+ + 0.1 V). |
| 4 | -IN | input | Inverting input of the amplifier, with a voltage range from (VS- - 0.1 V) to (VS+ + 0.1 V). |
| 5 | +VS | power_in | Positive power supply of 2.3 V to 5.5 V, and split supplies are allowed if VS+ to VS- is 2.3 V to 5.5 V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Linearin |
| Package | SOT-23-5L |
| Category | Operational Amplifier/Comparator |
| Pins | 5 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input offset voltage | VOS | -3.5 | 0.7 | 3.5 | mV | | 3 |
| Offset voltage drift | VOS TC | -2 | | 2 | μV/℃ | TA = −40 to +125 ℃ | 3 |
| Power supply rejection ratio | PSRR | 90 | 106 | | dB | VS = 2.3 to 5.5 V, VCM < VS+ − 2V | 3 |
| Power supply rejection ratio | PSRR | 77 | | | dB | TA = −40 to +125 ℃ | 3 |
| Input bias current | IB | | | 150 | pA | TA = +85 ℃ | 3 |
| Input bias current | IB | | | 500 | pA | TA = +125 ℃ | 3 |
| Common-mode rejection ratio | CMRR | 70 | 82 | | dB | VCM = −0.1 to 5.1 V | 3 |
| Common-mode rejection ratio | CMRR | 67 | | | dB | VCM = 0 to 4.9 V, TA = −40 to +125 ℃ | 3 |
| Common-mode rejection ratio | CMRR | 66 | 77 | | dB | VS = 2.3 V, VCM = −0.1 to 2.1 V | 3 |
| Common-mode rejection ratio | CMRR | 62 | | | dB | VCM = 0 to 2.1 V, TA = −40 to +125 ℃ | 3 |
| Open-loop voltage gain | AVOL | 93 | 102 | | dB | RL = 10 kΩ, VO = 0.05 to 3.5 V | 3 |
| Open-loop voltage gain | AVOL | 84 | | | dB | TA = −40 to +125 ℃ | 3 |
| Open-loop voltage gain | AVOL | 78 | 87 | | dB | RL = 600 Ω, VO = 0.15 to 3.5 V | 3 |
| Open-loop voltage gain | AVOL | 70 | | | dB | TA = −40 to +125 ℃ | 3 |
| Short-circuit current | ISC | -70 | | 70 | mA | | 4 |
| Operating supply voltage | VS | 2.3 | | 5.5 | V | TA = −40 to +125 ℃ | 4 |
| Quiescent current (per amplifier) | IQ | | 600 | 730 | μA | VS = 2.5 V | 4 |
| Quiescent current (per amplifier) | IQ | | 700 | 850 | μA | VS = 5.0 V | 4 |
| Supply voltage VS+ to VS− | | | | 10 | V | | 2 |
| Signal input terminals current | | -10 | | 10 | mA | | 2 |
| Storage temperature range | Tstg | -65 | | 150 | ℃ | | 2 |
| Junction temperature | TJ | | | 150 | ℃ | | 2 |
| Lead temperature range (soldering) | | | | 260 | ℃ | Soldering 10 sec | 2 |
| ESD human body model (HBM) | | -5000 | | 5000 | V | per MIL-STD-883J / Method 3015.9 | 2 |
| ESD charged device model (CDM) | | -2000 | | 2000 | V | per ESDA/JEDEC JS-002-2014 | 2 |
| ESD machine model (MM) | | -250 | | 250 | V | per JESD22-A115C | 2 |
| Operating temperature range | TA | -40 | | 125 | ℃ | | 4 |
| Package thermal resistance SOT23-5L | θJA | | 190 | | ℃/W | SOT23-5L package | 4 |
## CAD (KiCad official)
- Symbol: `LTC8631XT5`
- Footprint: `Package_TO_SOT_SMD:SOT-23-5`
- 3D model: SOT-23-5L (KiCad packages3D, STEP)
- 3D model files: `ltc8631xt5-etched.step` / `ltc8631xt5-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ltc8631xt5.step` / `ltc8631xt5.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Linearin datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588944192270192640) (18 pp, sha256 `af7b8cc194c91883`, retrieved 2026-10-17, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/ltc8631xt5-datasheet.pdf)