component
LTC6993CS6-3#TRMPBF
Public Made by Adomby adom
Analog Devices Monostable Multivibrators, TSOT-23-6L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownLTC6993CS6-3#TRMPBF
Analog Devices · Monostable Multivibrators · TSOT-23-6L
LTC6993CS6-3#TRMPBF from Analog Devices, in a TSOT-23-6L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | TRIG | input | Trigger input: for the LTC6993-3 a falling edge initiates the output pulse, and additional triggers are ignored until the output pulse has terminated. |
| 2 | GND | power_in | Ground; tie to a low inductance ground plane for best performance. |
| 3 | SET | input | Pulse width setting input regulated to 1V above GND, with ISET programmable from 1.25µA to 20µA; the output pulse continues indefinitely if ISET drops below approximately 500nA, and capacitance on this pin should be limited to less than 10pF. |
| 4 | DIV | input | Programmable divider and polarity input whose voltage (0 to V+) is converted to a 4-bit DIVCODE using 1% resistors, with capacitance limited to less than 100pF, and whose MSB (POL) sets the output to a positive pulse when 0 or a negative pulse when 1. |
| 5 | V+ | power_in | Supply voltage input from 2.25V to 5.5V that should be kept free from noise and ripple and bypassed directly to GND with a 0.1µF capacitor. |
| 6 | OUT | output | Output that swings from GND to V+ with an output resistance of approximately 30Ω, and a series resistor should be used when driving an LED or low impedance load to limit source/sink current to 20mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSOT-23-6L |
| Category | Logic ICs |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output Pulse Width (tOUT) maximum | tOUT | 33.55 | sec | 4 | |||
| Pulse Width Accuracy, NDIV >= 512 | ∆tOUT | -2.3 | 2.3 | % | NDIV ≥ 512 | 4 | |
| Pulse Width Accuracy, 8 <= NDIV <= 64 | ∆tOUT | -3.4 | 3.4 | % | 8 ≤ NDIV ≤ 64 | 4 | |
| Pulse Width Accuracy, NDIV = 1 (LTC6993-3 or LTC6993-4) | ∆tOUT | -5.3 | 5.3 | % | NDIV = 1 (LTC6993-3 or LTC6993-4) | 4 | |
| Pulse Width Drift Over Temperature, NDIV >= 512 | ∆tOUT/∆T | -0.006 | 0.006 | %/°C | NDIV ≥ 512 | 4 | |
| Pulse Width Drift Over Temperature, NDIV <= 64 | ∆tOUT/∆T | -0.008 | 0.008 | %/°C | NDIV ≤ 64 | 4 | |
| Pulse Width Change With Supply, NDIV >= 512 | ∆tOUT | -0.6 | -0.2 | % | NDIV ≥ 512 V+ = 4.5V to 5.5V | 4 | |
| Pulse Width Change With Supply, NDIV >= 512 | ∆tOUT | -0.4 | -0.1 | % | NDIV ≥ 512 V+ = 2.25V to 4.5V | 4 | |
| Operating Supply Voltage Range | V+ | 2.25 | 5.5 | V | 4 | ||
| Supply Current (Idle), RSET = 50k, NDIV <= 64, V+ = 5.5V | IS(IDLE) | 165 | 200 | µA | RL = ∞, RSET = 50k, NDIV ≤ 64, V+ = 5.5V | 4 | |
| Supply Current (Idle), RSET = 50k, NDIV <= 64, V+ = 2.25V | IS(IDLE) | 125 | 160 | µA | RL = ∞, RSET = 50k, NDIV ≤ 64, V+ = 2.25V | 4 | |
| Supply Current (Idle), RSET = 50k, NDIV >= 512, V+ = 5.5V | IS(IDLE) | 135 | 175 | µA | RL = ∞, RSET = 50k, NDIV ≥ 512, V+ = 5.5V | 4 | |
| Supply Current (Idle), RSET = 50k, NDIV >= 512, V+ = 2.25V | IS(IDLE) | 105 | 140 | µA | RL = ∞, RSET = 50k, NDIV ≥ 512, V+ = 2.25V | 4 | |
| Supply Current (Idle), RSET = 800k, NDIV <= 64, V+ = 5.5V | IS(IDLE) | 70 | 110 | µA | RL = ∞, RSET = 800k, NDIV ≤ 64, V+ = 5.5V | 4 | |
| Supply Current (Idle), RSET = 800k, NDIV <= 64, V+ = 2.25V | IS(IDLE) | 60 | 95 | µA | RL = ∞, RSET = 800k, NDIV ≤ 64, V+ = 2.25V | 4 | |
| Supply Current (Idle), RSET = 800k, NDIV >= 512, V+ = 5.5V | IS(IDLE) | 65 | 100 | µA | RL = ∞, RSET = 800k, NDIV ≥ 512, V+ = 5.5V | 4 | |
| Supply Current (Idle), RSET = 800k, NDIV >= 512, V+ = 2.25V | IS(IDLE) | 55 | 90 | µA | RL = ∞, RSET = 800k, NDIV ≥ 512, V+ = 2.25V | 4 | |
| Voltage at SET Pin | VSET | 0.97 | 1 | 1.03 | V | 4 | |
| VSET Drift Over Temperature | ∆VSET/∆T | -75 | 75 | µV/°C | 4 | ||
| Frequency-Setting Resistor Range | RSET | 50 | 800 | kΩ | 4 | ||
| ISET Current Range (recommended) | ISET | 1.25 | 20 | µA | 10 | ||
| DIV Pin Valid Code Range Deviation | ∆VDIV/∆V+ | -1.5 | 1.5 | % | VDIV/V+ = (DIVCODE + 0.5)/16 | 4 | |
| DIV Pin Input Current | IDIV | -10 | 10 | nA | 4 | ||
| TRIG Pin Input Capacitance | CTRIG | 2.5 | pF | 5 | |||
| TRIG Pin Input Current | ITRIG | -10 | 10 | nA | TRIG = 0V to V+ | 5 | |
| Output Current (maximum) | IOUT(MAX) | -20 | 20 | mA | V+ = 2.7V to 5.5V | 5 | |
| High Level Output Voltage | VOH | 5.45 | 5.48 | V | V+ = 5.5V IOUT = -1mA | 5 | |
| High Level Output Voltage | VOH | 4.84 | 5.15 | V | V+ = 5.5V IOUT = -16mA | 5 | |
| High Level Output Voltage | VOH | 3.24 | 3.27 | V | V+ = 3.3V IOUT = -1mA | 5 | |
| High Level Output Voltage | VOH | 2.75 | 2.99 | V | V+ = 3.3V IOUT = -10mA | 5 | |
| High Level Output Voltage | VOH | 2.17 | 2.21 | V | V+ = 2.25V IOUT = -1mA | 5 | |
| High Level Output Voltage | VOH | 1.58 | 1.88 | V | V+ = 2.25V IOUT = -8mA | 5 | |
| Low Level Output Voltage | VOL | 0.02 | 0.04 | V | V+ = 5.5V IOUT = 1mA | 5 | |
| Low Level Output Voltage | VOL | 0.26 | 0.54 | V | V+ = 5.5V IOUT = 16mA | 5 | |
| Low Level Output Voltage | VOL | 0.03 | 0.05 | V | V+ = 3.3V IOUT = 1mA | 5 | |
| Low Level Output Voltage | VOL | 0.22 | 0.46 | V | V+ = 3.3V IOUT = 10mA | 5 | |
| Low Level Output Voltage | VOL | 0.03 | 0.07 | V | V+ = 2.25V IOUT = 1mA | 5 | |
| Minimum Recognized TRIG Pulse Width | tWIDTH | 5 | ns | V+ = 3.3V | 5 | ||
| Operating Temperature Range (LTC6993C) | TOP | -40 | 85 | °C | LTC6993C | 2 | |
| Specified Temperature Range (LTC6993C) | TA | 0 | 70 | °C | LTC6993C, guaranteed to meet specified performance | 2 | |
| Supply Voltage (V+) to GND | V+ | 6 | V | 2 | |||
| Junction Temperature | TJ | 150 | °C | 2 | |||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 2 | ||
| Thermal Resistance Junction-to-Ambient (S6) | θJA | 192 | °C/W | S6 TSOT-23 package | 2 | ||
| Thermal Resistance Junction-to-Case (S6) | θJC | 51 | °C/W | S6 TSOT-23 package | 2 |
CAD (KiCad official)
- Symbol:
LTC6993CS6-3#TRMPBF - Footprint:
Package_TO_SOT_SMD:TSOT-23-6 - 3D model: TSOT-23-6L (KiCad packages3D, STEP)
- 3D model files:
ltc6993cs6-3-trmpbf-etched.step/ltc6993cs6-3-trmpbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ltc6993cs6-3-trmpbf.step/ltc6993cs6-3-trmpbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (28 pp, sha256
ae8a9c5794ce0a01, retrieved 2026-10-29, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).