component
LTC4444EMS8E#TRPBF
Public Made by Adomby adom
Analog Devices Pre-ordered Chips, MSOP-8-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 9d ago |
| viewers | 9d ago |
| ltc4444ems8e-trpbf-etched.glb | 9d ago |
| ltc4444ems8e-trpbf-etched.step | 9d ago |
| ltc4444ems8e-trpbf-hero.glb | 9d ago |
| ltc4444ems8e-trpbf-hero.overlay.json | 9d ago |
| ltc4444ems8e-trpbf.glb | 9d ago |
| ltc4444ems8e-trpbf.kicad_mod | 9d ago |
| ltc4444ems8e-trpbf.kicad_sym | 9d ago |
| ltc4444ems8e-trpbf.lbr | 9d ago |
| ltc4444ems8e-trpbf.step | 9d ago |
| package.json | 9d ago |
| page.json | 9d ago |
| README.md | 9d ago |
| verification.json | 9d ago |
LTC4444EMS8E#TRPBF
Analog Devices · Pre-ordered Chips · MSOP-8-EP
LTC4444EMS8E#TRPBF from Analog Devices, in a MSOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | TINP | input | High side input signal referenced to GND that controls the high side driver output TG, with thresholds VIH 2.75V and VIL 2.3V typical. |
| 2 | BINP | input | Low side input signal that controls the low side driver output BG, with thresholds VIH 2.75V and VIL 2.3V typical. |
| 3 | VCC | power_in | Supply pin (7.2V to 13.5V operating) powering input buffers, logic and the BG driver, and TG through an external diode to BOOST; needs a low ESR ceramic bypass capacitor to GND. |
| 4 | BG | output | Low side gate driver output (bottom gate) swinging between VCC and GND, with 3A typical peak pull-up current. |
| 5 | NC | unconnected | No connect; no connection required. |
| 6 | BOOST | power_in | High side bootstrapped supply (up to 114V), with an external capacitor to TS and normally a bootstrap diode from VCC. |
| 7 | TG | output | High side gate driver output (top gate) swinging between TS and BOOST, with 2.5A typical peak pull-up current. |
| 8 | TS | passive | High side MOSFET source connection (top source, switching node), rated -5V to 100V. |
| 9 | GND | power_in | Exposed pad ground; must be soldered to PCB ground for optimal thermal performance (about 40°C/W). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | MSOP-8-EP |
| Category | Interface ICs |
| Pins | 9 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VCC Operating Voltage | VCC | 7.2 | 13.5 | V | 2 | ||
| DC Supply Current | IVCC | 350 | 550 | µA | TINP = BINP = 0V | 2 | |
| UVLO Threshold VCC Rising | UVLO | 6 | 6.6 | 7.2 | V | VCC Rising | 2 |
| UVLO Threshold VCC Falling | UVLO | 5.6 | 6.15 | 6.7 | V | VCC Falling | 2 |
| UVLO Hysteresis | UVLO | 450 | mV | Hysteresis | 2 | ||
| BOOST DC Supply Current | IBOOST | 0.1 | 2 | µA | TINP = BINP = 0V | 2 | |
| BG Turn-On Input Threshold | VIH(BG) | 2.25 | 2.75 | 3.25 | V | BINP Ramping High | 3 |
| BG Turn-Off Input Threshold | VIL(BG) | 1.85 | 2.3 | 2.75 | V | BINP Ramping Low | 3 |
| TG Turn-On Input Threshold | VIH(TG) | 2.25 | 2.75 | 3.25 | V | TINP Ramping High | 3 |
| TG Turn-Off Input Threshold | VIL(TG) | 1.85 | 2.3 | 2.75 | V | TINP Ramping Low | 3 |
| Input Pin Bias Current | ITINP(BINP) | 0.01 | 2 | µA | 3 | ||
| TG High Output Voltage | VOH(TG) | 0.7 | V | ITG = -10mA, VOH(TG) = VBOOST, VTG | 3 | ||
| TG Low Output Voltage | VOL(TG) | 120 | 250 | mV | ITG = 100mA, VOL(TG) = VTG -VTS | 3 | |
| TG Peak Pull-Up Current | IPU(TG) | 1.7 | 2.5 | A | 3 | ||
| TG Pull-Down Resistance | RDS(TG) | 1.2 | 2.5 | Ω | 3 | ||
| BG High Output Voltage | VOH(BG) | 0.7 | V | IBG = -10mA, VOH(BG) = VCC, VBG | 3 | ||
| BG Low Output Voltage | VOL(BG) | 55 | 125 | mV | IBG = 100mA | 3 | |
| BG Peak Pull-Up Current | IPU(BG) | 2 | 3 | A | 3 | ||
| BG Pull-Down Resistance | RDS(BG) | 0.55 | 1.25 | Ω | 3 | ||
| TG Low-High Propagation Delay | tPLH(TG) | 25 | 50 | ns | 3 | ||
| TG High-Low Propagation Delay | tPHL(TG) | 22 | 45 | ns | 3 | ||
| BG Low-High Propagation Delay | tPLH(BG) | 19 | 40 | ns | 3 | ||
| BG High-Low Propagation Delay | tPHL(BG) | 14 | 35 | ns | 3 | ||
| TG Output Rise Time | tr(TG) | 8 | ns | 10%, 90%, CL = 1nF | 3 | ||
| TG Output Rise Time | tr(TG) | 80 | ns | 10%, 90%, CL = 10nF | 3 | ||
| TG Output Fall Time | tf(TG) | 5 | ns | 10%, 90%, CL = 1nF | 3 | ||
| TG Output Fall Time | tf(TG) | 50 | ns | 10%, 90%, CL = 10nF | 3 | ||
| BG Output Rise Time | tr(BG) | 6 | ns | 10%, 90%, CL = 1nF | 3 | ||
| BG Output Rise Time | tr(BG) | 60 | ns | 10%, 90%, CL = 10nF | 3 | ||
| BG Output Fall Time | tf(BG) | 3 | ns | 10%, 90%, CL = 1nF | 3 | ||
| BG Output Fall Time | tf(BG) | 30 | ns | 10%, 90%, CL = 10nF | 3 | ||
| Supply Voltage VCC | VCC | -0.3 | 14 | V | 2 | ||
| BOOST, TS | BOOST, TS | -0.3 | 14 | V | 2 | ||
| TINP Voltage | TINP | -2 | 14 | V | 2 | ||
| BINP Voltage | BINP | -2 | 14 | V | 2 | ||
| BOOST Voltage | BOOST | -0.3 | 114 | V | 2 | ||
| TS Voltage | TS | -5 | 100 | V | 2 | ||
| Operating Junction Temperature Range | TJ | -55 | 150 | °C | Notes 2, 3 | 2 | |
| Storage Temperature Range | TSTG | -65 | 150 | °C | 2 | ||
| Operating Temperature Range (E-grade) | -40 | 125 | °C | LTC4444EMS8E | 2 | ||
| Junction-to-Ambient Thermal Resistance | θJA | 40 | °C/W | MS8E, exposed pad soldered to PCB | 2 | ||
| Junction-to-Case Thermal Resistance | θJC | 10 | °C/W | MS8E | 2 | ||
| Maximum Junction Temperature | TJMAX | 125 | °C | MS8E package | 2 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | the input pin and the output power stage. D. Keep the copper trace between the driver output pin | 10 |
CAD (KiCad official)
- Symbol:
LTC4444EMS8E#TRPBF - Footprint:
Package_SO:MSOP-8-1EP_3x3mm_P0.65mm_EP1.5x1.8mm - 3D model: MSOP-8-EP (KiCad packages3D, STEP)
- 3D model files:
ltc4444ems8e-trpbf-etched.step/ltc4444ems8e-trpbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ltc4444ems8e-trpbf.step/ltc4444ems8e-trpbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (14 pp, sha256
da3e5c0ef469e86f, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).