Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

LTC4416EMS-1#PBF

Analog Devices · Pre-ordered Chips · MSOP-10

LTC4416EMS-1#PBF from Analog Devices, in a MSOP-10. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 H1 output Open-drain comparator output of the E1 pin: high impedance when E1 is above VREF, otherwise grounded, with a maximum voltage of 7V.
2 E1 input LTC4416-1 comparator enable input: a signal above VREF enables the V1 path, and an internal current sink pulls E1 down when it exceeds 1.5V.
3 GND power_in Ground return path for all internal circuits.
4 E2 input LTC4416-1 comparator enable input: a signal below VREF enables the V2 path, and an internal current sink pulls E2 down when it exceeds 1.5V.
5 H2 output Open-drain comparator output of the E2 pin: high impedance when E2 is above VREF, otherwise grounded, with a maximum voltage of 7V.
6 G2 output Second P-channel MOSFET gate drive, holding a forward regulation voltage (VFR) of 25mV between V2 and VS when V2 is greater than VS, and pulling up to the VS voltage when V2 is less than VS.
7 V2 power_in Second input supply voltage powering the second power controller and band-gap reference, which may be bypassed to ground with 0.1µF to 10µF.
8 VS power_in Power sense input supplying the internal circuitry of both power controllers and the band-gap reference, and also a voltage sense input to both controllers.
9 V1 power_in First input supply voltage powering the first power controller and band-gap reference, which may be bypassed to ground with 0.1µF to 10µF.
10 G1 output First P-channel MOSFET gate drive, holding a forward regulation voltage (VFR) of 25mV between V1 and VS when V1 is greater than VS, and pulling up to the VS voltage when V1 is less than VS.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package MSOP-10
Category Interface ICs
Pins 10

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Supply Range VV1, VV2, VVS 3.6 36 V V1, V2 and/or VS must be in this range for proper operation 2
Quiescent Supply Current at Low Supply While in Forward Regulation IQFL 70 µA VV1 = 3.6V, VV2 = 3.6V, averaged with VVS = 3.560V and 3.6V 2
Quiescent Supply Current at High Supply While in Forward Regulation IQFH 130 µA VV1 = 36V, VV2 = 36V, averaged with VVS = 35.960V and 36V 2
Quiescent Supply Current at Low Supply While in Reverse Turn-Off IQRL 70 µA VV1 = 3.6V, VV2 = 3.6V, VVS = 3.7V 2
Quiescent Supply Current at High Supply While in Reverse Turn-Off IQRH 130 µA VV1 = 35.9V, VV2 = 35.9V, VVS = 36V 2
Quiescent Supply Current at Low Supply with E1 and E2 Active IQCL 30 µA VV1 = 3.6V, VV2 = 3.6V, VV1, VVS = 0.9V, VE1 = 0V, VE2 = 2V 2
Quiescent Supply Current at High Supply with E1 and E2 Active IQCH 65 µA VV1 = 36V, VV2 = 36V, VV1, VVS = 0.9V, VE1 = 0V, VE2 = 2V 2
V1, V2 and VS Pin Leakage Current ILEAK -10 -1 1 µA VV1 = VV2 = 28V, VVS = 0V. Measure IVS 2
PowerPath Switch Forward Regulation Voltage VFR 10 40 mV VV1, VV2, VVS, 3.6V ≤ VV1, VV2 ≤ 36V, CG1 = CG2 = 3nF 2
PowerPath Switch Reverse Turn-Off Threshold Voltage VRTO -40 -10 mV VV1, VV2, VVS, 3.6V ≤ VV1, VV2 ≤ 36V, CG1 = CG2 = 3nF 2
PowerPath Switch Forward Fast-On Voltage Comparator Threshold VFO 50 125 mV VV1, VV2, VVS, 6V ≤ VV1, VV2 ≤ 36V, CG1 = CG2 = 3nF, IG1, IG2 > 500µA 2
G1 and G2 Clamp Voltage VG(ON) 7.4 8.25 9.1 V Apply IG1 = IG2 = 2µA, VV1 = VV2 = 12V, VVS = 11.8V 3
G1 and G2 Turn-On Time tG(ON) 60 µs VGS < -6V, CG = 17nF (Note 8) 3
G1 and G2 Turn-Off Time tG(OFF) 30 µs VGS > -1.5V, CG = 17nF (Note 9) 3
Enable Comparator Turn-Off Delay (LTC4416-1 Only) tE(OFF) 6 µs Note 14 3
H1 and H2 Off Current IH(OFF) -1 1 µA 3.6V ≤ VV1, VV2 ≤ 36V (Note 10) 3
H1 and H2 On Voltage VH(ON) 100 mV 3.6V ≤ VV1, VV2 ≤ 36V (Note 10) 3
E1 and E2 Input Threshold Voltage VREF 1.18 1.215 1.24 V 3.6V ≤ VV1, VV2 ≤ 36V, -40°C to 85°C 3
E1 and E2 Input Leakage Current IE -100 100 nA 0V ≤ VE1, VE2 ≤ 1.5V 3
Supply Voltage (V1, V2) -14 40 V Supply Voltage (V1, V2) 2
Voltage from V1 or V2 to VS -40 40 V Voltage from V1 or V2 to VS 2
Input Voltage E1, E2 -0.3 40 V Input Voltage E1, E2 2
Input Voltage VS -14 40 V Input Voltage VS 2
Output Voltage H1, H2 -0.3 7 V Output Voltage H1, H2 2
Operating Ambient Temperature Range LTC4416E -40 85 °C Operating Ambient Temperature Range LTC4416E (Note 2) 2
Operating Junction Temperature Range -40 125 °C Operating Junction Temperature Range 2
Storage Temperature Range -65 150 °C Storage Temperature Range 2
Lead Temperature (Soldering, 10 sec) 300 °C Soldering, 10 sec 2
Thermal Resistance, Junction to Ambient (MS package) θJA 120 °C/W TJMAX = 130°C 2

CAD (KiCad official)

  • Symbol: LTC4416EMS-1#PBF
  • Footprint: Package_SO:MSOP-10_3x3mm_P0.5mm
  • 3D model: MSOP-10 (KiCad packages3D, STEP)
  • 3D model files: ltc4416ems-1-pbf-etched.step / ltc4416ems-1-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ltc4416ems-1-pbf.step / ltc4416ems-1-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (12 pp, sha256 6026825c93542c53, retrieved 2026-11-02, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF