component

LTC4368HDD-2#PBF

Public Made by Adom

by adom

Analog Devices Pre-ordered Chips, DFN-10-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterface icsltc4368hdd-2#pbffactory-2.0.0extractor-text

Verified LTC4368HDD-2#PBF

by Ray · last 31 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

31 Oct 2026RayPublished by the parts factory: tier mfr, 11 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: LTC4368HDD-2#PBF · DFN-10-EP(3x3) · 11 pins
  • ✓copper: 11 copper pads, none touching another net
  • ✓datasheet: all 11 pin names found in the 22-page datasheet
  • ✓distributor: lcsc C688389, digikey 505-LTC4368HDD-2#PBF-ND, mouser 584-LTC4368HDD2PBF
  • ✓family: DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-p6w9tat4/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • ✓package_fit: height within the datasheet's package drawing (datasheet p.20)
  • ✓pads: 11 pins = 11 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 11 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ ltc4368hdd-2-pbf.kicad_sym✓ ltc4368hdd-2-pbf.kicad_mod✓ ltc4368hdd-2-pbf.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers ltc4368hdd-2-pbf: viewers · Ray 9d ago
ltc4368hdd-2-pbf-etched.glb Publish 0.1.0 · Ray 9d ago
ltc4368hdd-2-pbf-etched.step ltc4368hdd-2-pbf: factory component page (tier=mfr) · Ray 9d ago
ltc4368hdd-2-pbf-hero.glb ltc4368hdd-2-pbf: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
ltc4368hdd-2-pbf-hero.overlay.json Publish 0.1.0 · Ray 9d ago
ltc4368hdd-2-pbf.glb Publish 0.1.0 · Ray 9d ago
ltc4368hdd-2-pbf.kicad_mod Publish 0.1.0 · Ray 9d ago
ltc4368hdd-2-pbf.kicad_sym Publish 0.1.0 · Ray 9d ago
ltc4368hdd-2-pbf.lbr Publish 0.1.0 · Ray 9d ago
ltc4368hdd-2-pbf.step Publish 0.1.0 · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago
verification.json Verified: Published by the parts factory: tier mfr, 11 pins · Ray 9d ago

LTC4368HDD-2#PBF

Analog Devices · Pre-ordered Chips · DFN-10-EP(3x3)

LTC4368HDD-2#PBF from Analog Devices, in a DFN-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Power supply input with protection range of -40V to 100V and operating range of 2.5V to 60V; can be hot swapped and has a 2.2V UVLO.
2 UV input Undervoltage comparator input with 0.5V falling threshold and 25mV hysteresis, connected to an external resistive divider; if unused and VIN is below 80V, connect to VIN with a 510k resistor.
3 OV input Overvoltage comparator input with 0.5V rising threshold and 25mV hysteresis, connected to an external resistive divider; connect to GND if unused.
4 RETRY input Retry or latch-off selection input: ground it to latch off after a forward overcurrent fault, or connect a capacitor to set a 5.5ms/nF retry delay; leave unconnected if unused.
5 GND power_in Device ground.
6 SHDN input Shutdown control input where high enables the GATE charge pump and low pulls GATE down with a 90µA sink and sets 5µA low current mode; must be kept below 80V if VIN goes above 80V.
7 FAULT output High voltage open-drain fault indication output, pulled low on a voltage or current fault, when SHDN is low, or when VIN is below VIN(UVLO); needs a pull-up resistor and may be left unconnected if unused.
8 VOUT input Output voltage sense input connected through the current sense resistor to SENSE, used as the charge pump reference; requires at least 1µF to GND and cannot be hot swapped with supplies above 24V.
9 SENSE input Overcurrent sense input detecting forward faults at 50mV and reverse faults at -3mV for the LTC4368-2 option; connect to VOUT if unused.
10 GATE output Gate drive output for external N-channel MOSFETs with a 35µA charge pump pull-up and up to 13.1V enhancement; pulled down by 60mA on faults and connected to VIN automatically when VIN goes negative.
11 EP passive Exposed pad (pin 11) may be left open or connected to device ground.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package DFN-10-EP(3x3)
Category Interface ICs
Pins 11

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage Operating Range VIN 2.5 60 V 3
Input Voltage Protection Range VIN -40 100 V 3
Input Supply Undervoltage Lockout VIN(UVLO) 1.8 2.2 2.4 V VIN Rising 3
Input Supply Current: On IVIN 30 100 µA SHDN = 2.5V, SENSE = VOUT = VIN 3
Input Supply Current: Off IVIN 5 25 µA SHDN = 0V, SENSE = VOUT = VIN 3
Reverse Input Supply Current IVIN(R) -1.5 -2.5 mA VIN = -40V, SENSE = VOUT = 0V 3
VOUT Undervoltage Lockout VOUT(UVLO) 1.8 2.2 2.4 V VOUT Rising, VOUT, SENSE = 100mV, VIN = 12V 3
VOUT Undervoltage Lockout Delay tVOUT(UVLO) 40 120 280 µs VIN = 12V, VOUT:0V→12V, VOUT, SENSE = 100mV 3
VOUT Input Current: On IVOUT 50 125 µA SHDN = 2.5V, SENSE = VOUT = VIN 3
VOUT Input Current: Off IVOUT 3 20 µA SHDN = 0V, SENSE = VOUT = VIN 3
VOUT Input Current: Reverse IVOUT 20 50 µA VIN = -40V, SENSE = VOUT = 0V 3
SENSE Input Current: On ISENSE 1.2 2 µA SHDN = 2.5V, SENSE = VOUT = VIN 3
SENSE Input Current: Off ISENSE 0.1 2 µA SHDN = 0V, SENSE = VOUT = VIN 3
SENSE Input Current: Reverse ISENSE 1 10 µA VIN = -40V, SENSE = VOUT = 0V 3
Overcurrent Fault Threshold, Forward (SENSE, VOUT) ΔVSENSE,F 40 50 60 mV VOUT = VIN 3
Overcurrent Fault Threshold, Forward (SENSE, VOUT) ΔVSENSE,F 30 50 70 mV VIN = 12V, VOUT = 0V 3
Overcurrent Fault Threshold, Reverse (SENSE, VOUT) ΔVSENSE,R -1 -3 -5 mV LTC4368-2 VOUT = VIN 3
Reverse Overcurrent Re-Enable Turn-On Threshold (VIN, VOUT) ΔVRR 75 100 125 mV VIN = SENSE = 6V to 60V 3
Reverse Overcurrent Re-Enable Turn-On Threshold (VIN, VOUT) ΔVRR 20 50 125 mV VIN = SENSE = 2.5V to <6V 3
Gate Drive (GATE, VOUT) ΔVGATE 3 4 5.5 V VIN = 2.5V, IGATE = 0µA, -1µA 4
Gate Drive (GATE, VOUT) ΔVGATE 7.2 8.7 10.8 V VIN = 5V, IGATE = 0µA, -1µA 4
Gate Drive (GATE, VOUT) ΔVGATE 10 11 13.1 V VIN = 12V to 60V, IGATE = 0µA, -1µA 4
Gate Pull Up Current IGATE(UP) -20 -35 -60 µA GATE = 15V, VIN = 12V 4
Gate Slow Pull Down Current IGATE(SLOW) 40 90 160 µA GATE = 20V, VIN = 12V 4
Gate Fast Pull Down Current IGATE(FAST) 30 60 90 mA GATE = 20V, SENSE = VIN = 12V 4
Gate Fast Turn Off Delay tD(FAST) 2 6 µs CGATE = 2.2nF: UV, OV Fault 4
Gate Slow Turn Off Delay tD(SLOW) 150 275 575 µs CGATE = 2.2nF, SHDN Falling, VIN = 12V 4
Gate Turn-On Delay Time tD(ON) 22 32 45 ms VIN = 12V, Power Good to ΔVGATE > 0V 4
Overcurrent Fault Propagation Delay tp(GATE) 3 8 18 µs CGATE = 2.2nF, Overcurrent Fault to ∆VGATE = 0V; SENSE, VOUT: 0 to -10mV (LTC4368-2) 4
UV Input Threshold Voltage VUV 492.5 500 507.5 mV UV Falling 4
OV Input Threshold Voltage VOV 492.5 500 507.5 mV OV Rising 4
UV Input Hysteresis VUVHYST 20 25 32 mV 4
OV Input Hysteresis VOVHYST 20 25 32 mV 4
UV, OV Leakage Current ILEAK -10 10 nA V = 0.5V, VIN = 60V 4
UV, OV Fault Propagation Delay tFAULT 1 2 µs Overdrive = 50mV, VIN = 12V 4
SHDN Input Threshold VSHDN 0.4 0.75 1.2 V SHDN Falling 4
SHDN Input Current ISHDN -15 15 nA SHDN = 10V, VIN = 60V 4
Delay Coming Out of Shutdown Mode tSTART 400 800 1400 µs SHDN Rising to FAULT, VIN = 12V 4
SHDN To FAULT Asserted tSHDN(F) 1.5 3 µs VIN = 12V 4
Delay From Turn Off to Low Power Operation tLOWPWR 20 32 48 ms VIN = 12V 4
FAULT Output Voltage Low VOL 0.15 0.4 V IFAULT = 500µA, VIN = 12V 4
FAULT Leakage Current IFAULT -20 20 nA FAULT = 5V, VIN = 60V 4
Configuration Threshold for GATE Latch-Off VRETRY 0.5 1 1.5 V RETRY Falling to ΔIRETRY > 2µA, VIN = 12V 4
Output Current for RETRY Timer IRETRY 2.5 3.5 4.5 µA RETRY = 2V, VIN = 12V 4
Output Current for RETRY Timer IRETRY -10 -17 -25 µA RETRY = 0V, VIN = 12V 4
Forward Overcurrent Cool-Down Delay tRETRY 80 120 150 ms FAULT Asserted to FAULT Released, CRETRY = 22nF, SENSE = VOUT = VIN = 12V 4
UV, SHDN Input Voltage UV, SHDN -0.3 80 V Note 3 2
OV Input Voltage OV -0.3 20 V Note 3 2
RETRY Input Voltage RETRY -0.3 5 V Note 3 2
VOUT, SENSE Voltage VOUT, SENSE -10 80 V 2
VOUT to SENSE Voltage VOUT to SENSE -10 10 V 2
VIN to VOUT Voltage VIN to VOUT -60 100 V 2
FAULT Output Voltage FAULT -0.3 80 V Note 3 2
GATE Output Voltage GATE -40 V upper limit VIN + 14V 2
Operating Ambient Temperature Range (LTC4368H) TA -40 125 °C 2
Storage Temperature Range TSTG -65 150 °C 2
Maximum Junction Temperature TJMAX 150 °C DD package 2
Junction-to-Ambient Thermal Resistance θJA 43 °C/W DD package 2

CAD (KiCad official)

  • Symbol: LTC4368HDD-2#PBF
  • Footprint: Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm
  • 3D model: DFN-10-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: ltc4368hdd-2-pbf-etched.step / ltc4368hdd-2-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ltc4368hdd-2-pbf.step / ltc4368hdd-2-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (22 pp, sha256 8daaf750c3f6fa15, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF