component

LTC4368HDD-1#PBF

Public Made by Adom

by adom

Analog Devices Pre-ordered Chips, DFN-10-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterface icsltc4368hdd-1#pbffactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 12d ago
viewers ltc4368hdd-1-pbf: viewers · Ray 12d ago
ltc4368hdd-1-pbf-etched.glb Publish 0.1.0 · Ray 12d ago
ltc4368hdd-1-pbf-etched.step ltc4368hdd-1-pbf: factory component page (tier=mfr) · Ray 12d ago
ltc4368hdd-1-pbf-hero.glb ltc4368hdd-1-pbf: hero GLB from the etched model (keeps the MPN mark) · Ray 12d ago
ltc4368hdd-1-pbf-hero.overlay.json Publish 0.1.0 · Ray 12d ago
ltc4368hdd-1-pbf.glb Publish 0.1.0 · Ray 12d ago
ltc4368hdd-1-pbf.kicad_mod Publish 0.1.0 · Ray 12d ago
ltc4368hdd-1-pbf.kicad_sym Publish 0.1.0 · Ray 12d ago
ltc4368hdd-1-pbf.lbr Publish 0.1.0 · Ray 12d ago
ltc4368hdd-1-pbf.step Publish 0.1.0 · Ray 12d ago
package.json Publish 0.1.0 · Ray 12d ago
page.json Set visibility: public · Ray 12d ago
README.md Publish 0.1.0 · Ray 12d ago

LTC4368HDD-1#PBF

Analog Devices · Pre-ordered Chips · DFN-10-EP(3x3)

LTC4368HDD-1#PBF from Analog Devices, in a DFN-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Power supply input with a maximum protection range of -40V to 100V and an operating range of 2.5V to 60V; can be hot swapped and has a 2.2V UVLO.
2 UV input Undervoltage comparator input with a 0.5V falling threshold and 25mV hysteresis; if unused and VIN is less than 80V, connect to VIN with a 510k resistor.
3 OV input Overvoltage comparator input with a 0.5V rising threshold and 25mV hysteresis; connect to GND if unused.
4 RETRY input Retry or latch-off selection input; connect to ground to latch off the MOSFETs after a forward overcurrent fault, or to a capacitor for a 5.5ms/nF retry delay; leave unconnected if unused. Absolute maximum -0.3V to 5V.
5 GND power_in Device ground.
6 SHDN input Shutdown control input; high enables the GATE charge pump, low pulls GATE down with a 90µA sink and places the device in 5µA low current mode; SHDN must be kept below 80V if VIN goes above 80V.
7 FAULT output High voltage open drain fault indication output that needs a pull-up resistor; pulled low on a voltage or current fault, when SHDN is low, or when VIN is below VIN(UVLO); absolute maximum 80V; leave unconnected if unused.
8 VOUT input Output voltage sense input; connect a current sense resistor between VOUT and SENSE and at least 1µF from VOUT to GND; VOUT cannot be hot swapped with supplies above 24V.
9 SENSE input Overcurrent sense input detecting forward faults at 50mV and reverse faults at -50mV (LTC4368-1) or -3mV (LTC4368-2); connect to VOUT if unused.
10 GATE output Gate drive output for external N-channel MOSFETs with a 35µA pull-up from the internal charge pump and up to 13.1V of enhancement; pulled just below the lower of VIN or VOUT when off.
11 EXPOSED PAD passive May be left open or connected to device ground.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package DFN-10-EP(3x3)
Category Interface ICs
Pins 11

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage Operating Range VIN 2.5 60 V Operating Range 3
Input Voltage Protection Range VIN -40 100 V Protection Range 3
Input Supply Undervoltage Lockout VIN(UVLO) 1.8 2.2 2.4 V VIN Rising 3
Input Supply Current On IVIN 30 100 µA SHDN = 2.5V, SENSE = VOUT = VIN 3
Input Supply Current Off IVIN 5 25 µA SHDN = 0V, SENSE = VOUT = VIN 3
Reverse Input Supply Current IVIN(R) -1.5 -2.5 mA VIN = -40V, SENSE = VOUT = 0V 3
VOUT Undervoltage Lockout VOUT(UVLO) 1.8 2.2 2.4 V VOUT Rising, VOUT, SENSE = 100mV, VIN = 12V 3
VOUT Undervoltage Lockout Delay tVOUT(UVLO) 40 120 280 µs VIN = 12V, VOUT:0V→12V, VOUT, SENSE = 100mV 3
VOUT Input Current On IVOUT 50 125 µA SHDN = 2.5V, SENSE = VOUT = VIN 3
VOUT Input Current Off IVOUT 3 20 µA SHDN = 0V, SENSE = VOUT = VIN 3
VOUT Input Current Reverse IVOUT 20 50 µA VIN = -40V, SENSE = VOUT = 0V 3
SENSE Input Current On ISENSE 1.2 2 µA SHDN = 2.5V, SENSE = VOUT = VIN 3
SENSE Input Current Off ISENSE 0.1 2 µA SHDN = 0V, SENSE = VOUT = VIN 3
SENSE Input Current Reverse ISENSE 1 10 µA VIN = -40V, SENSE = VOUT = 0V 3
Overcurrent Fault Threshold Forward ΔVSENSE,F 40 50 60 mV VOUT = VIN 3
Overcurrent Fault Threshold Forward ΔVSENSE,F 30 50 70 mV VIN = 12V, VOUT = 0V 3
Overcurrent Fault Threshold Reverse LTC4368-1 ΔVSENSE,R -42 -50 -58 mV LTC4368-1 VOUT = VIN 3
Reverse Overcurrent Re-Enable Threshold ΔVRR 75 100 125 mV VIN = SENSE = 6V to 60V 3
Reverse Overcurrent Re-Enable Threshold ΔVRR 20 50 125 mV VIN = SENSE = 2.5V to <6V 3
Gate Drive ΔVGATE 3 4 5.5 V VIN = 2.5V, IGATE = 0µA, -1µA 4
Gate Drive ΔVGATE 7.2 8.7 10.8 V VIN = 5V, IGATE = 0µA, -1µA 4
Gate Drive ΔVGATE 10 11 13.1 V VIN = 12V to 60V, IGATE = 0µA, -1µA 4
Gate Pull Up Current IGATE(UP) -20 -35 -60 µA GATE = 15V, VIN = 12V 4
Gate Slow Pull Down Current IGATE(SLOW) 40 90 160 µA GATE = 20V, VIN = 12V 4
Gate Fast Pull Down Current IGATE(FAST) 30 60 90 mA GATE = 20V, SENSE = VIN = 12V 4
Gate Fast Turn Off Delay tD(FAST) 2 6 µs CGATE = 2.2nF: UV, OV Fault 4
Gate Slow Turn Off Delay tD(SLOW) 150 275 575 µs CGATE = 2.2nF, SHDN Falling, VIN = 12V 4
Gate Turn-On Delay Time tD(ON) 22 32 45 ms VIN = 12V, Power Good to ΔVGATE > 0V 4
Overcurrent Fault Propagation Delay tp(GATE) 3 8 18 µs CGATE = 2.2nF, Overcurrent Fault to ΔVGATE = 0V 4
UV Input Threshold Voltage VUV 492.5 500 507.5 mV UV Falling 4
OV Input Threshold Voltage VOV 492.5 500 507.5 mV OV Rising 4
UV Input Hysteresis VUVHYST 20 25 32 mV 4
OV Input Hysteresis VOVHYST 20 25 32 mV 4
UV, OV Leakage Current ILEAK -10 10 nA V = 0.5V, VIN = 60V 4
UV, OV Fault Propagation Delay tFAULT 1 2 µs Overdrive = 50mV, VIN = 12V 4
SHDN Input Threshold VSHDN 0.4 0.75 1.2 V SHDN Falling 4
SHDN Input Current ISHDN -15 15 nA SHDN = 10V, VIN = 60V 4
Delay Coming Out of Shutdown Mode tSTART 400 800 1400 µs SHDN Rising to FAULT, VIN = 12V 4
SHDN To FAULT Asserted tSHDN(F) 1.5 3 µs VIN = 12V 4
Delay From Turn Off to Low Power Operation tLOWPWR 20 32 48 ms VIN = 12V 4
FAULT Output Voltage Low VOL 0.15 0.4 V IFAULT = 500µA, VIN = 12V 4
FAULT Leakage Current IFAULT -20 20 nA FAULT = 5V, VIN = 60V 4
Configuration Threshold for GATE Latch-Off VRETRY 0.5 1 1.5 V RETRY Falling to ΔIRETRY > 2µA, VIN = 12V 4
Output Current for RETRY Timer IRETRY 2.5 3.5 4.5 µA RETRY = 2V, VIN = 12V 4
Output Current for RETRY Timer IRETRY -10 -17 -25 µA RETRY = 0V, VIN = 12V 4
Minimum SHDN Pulse to Clear Forward Overcurrent RETRY Latch tCLEAR 15 µs RETRY = 0V, VIN = 12V 4
Forward Overcurrent Cool-Down Delay tRETRY 80 120 150 ms FAULT Asserted to FAULT Released, CRETRY = 22nF, SENSE = VOUT = VIN = 12V 4
Supply Voltage VIN -40 100 V Supply Voltage 2
Input Voltage UV, SHDN UV, SHDN -0.3 80 V Note 3 2
Input Voltage OV OV -0.3 20 V Note 3 2
Input Voltage RETRY RETRY -0.3 5 V Note 3 2
Output Voltage VOUT, SENSE VOUT, SENSE -10 80 V 2
VOUT to SENSE Voltage VOUT to SENSE -10 10 V 2
VIN to VOUT Voltage VIN to VOUT -60 100 V 2
Output Voltage FAULT FAULT -0.3 80 V Note 3 2
Output Voltage GATE GATE -40 V VIN + 14V maximum 2
Input Current RETRY, UV, OV, SHDN, FAULT -1 mA 2
Operating Ambient Temperature Range H grade TA -40 125 °C LTC4368H 2
Storage Temperature Range TSTG -65 150 °C 2
Maximum Junction Temperature TJMAX 150 °C DD package 2
Thermal Resistance Junction to Ambient DD package θJA 43 °C/W DD package 2

CAD (KiCad official)

  • Symbol: LTC4368HDD-1#PBF
  • Footprint: Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm
  • 3D model: DFN-10-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: ltc4368hdd-1-pbf-etched.step / ltc4368hdd-1-pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ltc4368hdd-1-pbf.step / ltc4368hdd-1-pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (22 pp, sha256 8daaf750c3f6fa15, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF