component
LTC4211IS8#TRPBF
Public Made by Adomby adom
Analog Devices Surge Protection Devices (SPDs), SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 13d ago |
| viewers | 13d ago |
| ltc4211is8-trpbf-etched.glb | 13d ago |
| ltc4211is8-trpbf-etched.step | 13d ago |
| ltc4211is8-trpbf-hero.glb | 13d ago |
| ltc4211is8-trpbf-hero.overlay.json | 13d ago |
| ltc4211is8-trpbf.glb | 13d ago |
| ltc4211is8-trpbf.kicad_mod | 13d ago |
| ltc4211is8-trpbf.kicad_sym | 13d ago |
| ltc4211is8-trpbf.lbr | 13d ago |
| ltc4211is8-trpbf.step | 13d ago |
| package.json | 13d ago |
| page.json | 13d ago |
| README.md | 13d ago |
LTC4211IS8#TRPBF
Analog Devices · Surge Protection Devices (SPDs) · SO-8
LTC4211IS8#TRPBF from Analog Devices, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RESET | output | Open-drain output that pulls to GND when the FB voltage falls below the 1.236V threshold, requires an external pull-up resistor to VCC, and goes high impedance at the end of the second timing cycle after FB rises above threshold. |
| 2 | ON | input | Active-high enable input: VON above 1.316V starts the first timing cycle (if no GATE overvoltage exists), while VON below 1.236V pulls GATE low through an internal 200µA sink, with 80mV hysteresis. |
| 3 | TIMER | passive | A capacitor connected from this pin to GND sets the initial and second start-up timing cycles and the power-good delay, and the pin is rated -0.3V to 2V absolute maximum. |
| 4 | GND | power_in | Device ground connection, to be connected to the system's analog ground plane. |
| 5 | FB | input | Feedback input to comparator COMP2 that monitors the output supply through an external resistive divider, pulling RESET low when VFB is below 1.236V, with an absolute maximum rating of -0.3V to 17V. |
| 6 | GATE | output | High-side gate drive output for the external N-channel pass FET, with gate drive limited by internal charge pump and zener clamps (ΔVGATE minimum 10V for 4.75V ≤ VCC ≤ 12V). |
| 7 | SENSE | input | Circuit breaker sense input: with a sense resistor between VCC and SENSE, the slow comparator trips at 50mV for 20µs and the fast comparator trips at 150mV for 300ns, and tying VCC to SENSE disables the breaker. |
| 8 | VCC | power_in | Positive supply input operating from 2.5V to 16.5V, with an internal undervoltage lockout that disables the device until VCC exceeds 2.3V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | SO-8 |
| Category | Circuit Protection |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VCC Supply Voltage Range | VCC | 2.5 | 16.5 | V | 2 | ||
| VCC Supply Current | ICC | 1 | 1.5 | mA | FB = High, ON = High, TIMER = Low | 2 | |
| Internal VCC Undervoltage Lockout (low-to-high) | VLKO | 2.13 | 2.3 | 2.47 | V | VCC Low-to-High Transition | 2 |
| FB Input Current | IINFB | -10 | 1 | 10 | µA | VFB = VCC or GND | 3 |
| ON Input Current | IINON | -10 | 1 | 10 | µA | VON = VCC or GND | 3 |
| RESET, FAULT Leakage Current | ILEAK | -2.5 | 0.1 | 2.5 | µA | VRESET = VFAULT = 15V, Pull-Down Device Off | 3 |
| SENSE Input Current | IINSENSE | -10 | 1 | 10 | µA | VSENSE = VCC or GND | 3 |
| SENSE Trip Voltage (VCC, VSENSE) Fast Comparator Trips | VCB(FAST) | 130 | 150 | 170 | mV | Fast Comparator Trips | 3 |
| SENSE Trip Voltage (VCC, VSENSE) Slow Comparator Trips | VCB(SLOW) | 40 | 50 | 60 | mV | Slow Comparator Trips | 3 |
| GATE Pull-Up Current | IGATEUP | -12.5 | -10 | -7.5 | µA | Charge Pump On, VGATE ≤ 0.2V | 3 |
| Normal GATE Pull-Down Current | IGATEDOWN | 130 | 200 | 270 | µA | ON Low | 3 |
| External N-Channel Gate Drive | ∆VGATE | 2.5 | 8 | V | VGATE, VCC (For VCC = 2.5V) | 3 | |
| External N-Channel Gate Drive | ∆VGATE | 4.5 | 8 | V | VGATE, VCC (For VCC = 2.7V) | 3 | |
| External N-Channel Gate Drive | ∆VGATE | 5 | 10 | V | VGATE, VCC (For VCC = 3.3V) | 3 | |
| External N-Channel Gate Drive | ∆VGATE | 10 | 16 | V | VGATE, VCC (For VCC = 5V) | 3 | |
| External N-Channel Gate Drive | ∆VGATE | 10 | 18 | V | VGATE, VCC (For VCC = 12V) | 3 | |
| External N-Channel Gate Drive | ∆VGATE | 8 | 18 | V | VGATE, VCC (For VCC = 15V) | 3 | |
| GATE Overvoltage Lockout Threshold | VGATEOV | 0.08 | 0.2 | 0.3 | V | 3 | |
| FB Voltage Threshold | VFB | 1.223 | 1.236 | 1.248 | V | FB High to Low | 3 |
| FB Threshold Line Regulation | ∆VFB | 0.5 | 5 | mV | 2.5V ≤ VCC ≤ 16.5V | 3 | |
| ON Threshold High | VONHI | 1.23 | 1.316 | 1.39 | V | 3 | |
| ON Threshold Low | VONLO | 1.2 | 1.236 | 1.26 | V | 3 | |
| TIMER Current | ITMR | -2.5 | -2 | -1.5 | µA | Timer On, VTIMER = 1V | 3 |
| TIMER Threshold (TIMER Low to High) | VTMR | 1.2 | 1.236 | 1.26 | V | TIMER Low to High | 3 |
| TIMER Threshold (TIMER High to Low) | VTMR | 0.15 | 0.2 | 0.4 | V | TIMER High to Low | 3 |
| Output Low Voltage RESET | VOLRESET | 0.14 | 0.4 | V | IRESET = 1.6mA | 3 | |
| FAST COMP Trip to GATE Discharging | tFAULTFC | 300 | 700 | ns | VCB = 0mV to 200mV Step | 3 | |
| SLOW COMP Trip to GATE Discharging (8-pin version or FILTER floating) | tFAULTSC | 10 | 20 | 30 | µs | VCB = 0mV to 100mV Step, 8-Pin Version or FILTER Floating | 3 |
| Circuit Breaker Reset Delay Time | tRESET | 150 | 250 | µs | ON Low to FAULT High | 4 | |
| VCC Supply Voltage (absolute maximum) | VCC | 17 | V | 2 | |||
| Input Voltage FB, ON | -0.3 | 17 | V | 2 | |||
| Input Voltage SENSE | -0.3 | V | Maximum printed as VCC + 0.3V | 2 | |||
| Input Voltage TIMER | -0.3 | 2 | V | 2 | |||
| Output Voltage RESET (RESET, FAULT rating) | -0.3 | 17 | V | 2 | |||
| Operating Temperature Range (LTC4211I) | -40 | 85 | °C | 2 | |||
| Storage Temperature Range | -65 | 150 | °C | 2 | |||
| Lead Temperature (Soldering) | 300 | °C | Soldering, 10 sec | 2 | |||
| Maximum Junction Temperature | TJMAX | 125 | °C | 8-Lead Plastic SO (S8 package) | 2 | ||
| Thermal Resistance, Junction-to-Ambient | θJA | 150 | °C/W | 8-Lead Plastic SO (S8 package) | 2 |
CAD (KiCad official)
- Symbol:
LTC4211IS8#TRPBF - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SO-8 (KiCad packages3D, STEP)
- 3D model files:
ltc4211is8-trpbf-etched.step/ltc4211is8-trpbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ltc4211is8-trpbf.step/ltc4211is8-trpbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (40 pp, sha256
95eeb8e566a72daa, retrieved 2026-10-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).