component

LTC3780EG#TRPBF

Public Made by Adom

by adom

Analog Devices DC-DC Converters, SSOP-24-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)ltc3780eg#trpbffactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
ltc3780eg-trpbf / README.md
History Download
Ray Publish 0.1.0 3d8b853 17d ago

LTC3780EG#TRPBF

Analog Devices · DC-DC Converters · SSOP-24-208mil

LTC3780EG#TRPBF from Analog Devices, in a SSOP-24-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PGOOD output Open-drain logic output that is pulled to ground when the output voltage is not within ±7.5% of the regulation point.
2 SS passive Soft-start pin that gradually raises the controller current limit; a minimum of 6.8nF is recommended on this pin and it must not be driven above 6V.
3 SENSE+ input (+) input to the current sense and reverse current detect comparators, where the ITH voltage and built-in offsets with RSENSE set the current trip threshold.
4 SENSE- input (-) input to the current sense and reverse current detect comparators.
5 ITH passive Current control threshold and error amplifier compensation point; the voltage ranges from 0V to 2.4V.
6 VOSENSE input Error amplifier feedback input that connects to an external resistor divider from VOUT; the absolute maximum voltage is 2.4V.
7 SGND power_in Signal ground for small-signal and compensation components, to be connected to PGND at a single point; the QFN exposed pad must be soldered to PCB ground.
8 RUN input Run control input; forcing it below 1.5V shuts down the switching regulator circuitry, and it must not be driven above 6V.
9 FCB input Forced continuous control input; below 0.8V selects forced continuous mode, floating selects Burst Mode (boost) or skip-cycle (buck), and tying to INTVCC selects constant-frequency discontinuous mode.
10 PLLFLTR input Phase-locked loop lowpass filter connection, which can alternatively be driven with an AC or DC voltage to vary the oscillator frequency; absolute maximum voltage is 2.7V.
11 PLLIN input External synchronization input to the phase detector, internally terminated to SGND with 50kΩ; absolute maximum voltage is 5.5V.
12 STBYMD input LDO control pin; pulling it to ground holds SS low to prevent start-up, and a voltage above 1.25V keeps the internal regulator (INTVCC) on when the controller is shut down.
13 BOOST2 power_out Boosted floating driver supply for the bootstrap capacitor CB; swings from a diode voltage below INTVCC up to VIN + INTVCC.
14 TG2 output Top gate drive for the top N-channel MOSFET of switch pair 2, with a swing of INTVCC superimposed on the SW2 node voltage.
15 SW2 passive Switch node (negative terminal of CB); swings from an external Schottky diode voltage drop below ground up to VIN.
16 BG2 output Bottom gate drive for the bottom N-channel MOSFET, driven between ground and INTVCC.
17 PGND power_in Power ground; connect closely to the source of the bottom N-channel MOSFET and to the negative terminals of CVCC and CIN.
18 BG1 output Bottom gate drive for the bottom N-channel MOSFET of switch pair 1, driven between ground and INTVCC.
19 INTVCC power_out Internal 6V regulator output that powers the driver and control circuits; bypass with a minimum of 4.7µF low-ESR capacitor, with a peak output current of 40mA maximum.
20 EXTVCC power_in External VCC input that connects to INTVCC once above 5.7V; do not exceed 7V and ensure EXTVCC < VIN.
21 VIN power_in Main input supply, bypassed to SGND with an RC filter (1Ω, 0.1µF); the absolute maximum input voltage is 36V.
22 SW1 passive Switch node (negative terminal of CA); swings from an external Schottky diode voltage drop below ground up to VOUT.
23 TG1 output Top gate drive for the top N-channel MOSFET of switch pair 1, with a swing of INTVCC superimposed on the SW1 node voltage.
24 BOOST1 power_out Boosted floating driver supply for the bootstrap capacitor CA; swings from a diode voltage below INTVCC up to VOUT + INTVCC.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SSOP-24-208mil
Category Power Management (PMIC)
Pins 24

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Supply Voltage (VIN) VIN -0.3 36 V 2
Topside Driver Voltages (BOOST1, BOOST2) -0.3 42 V 2
Switch Voltage (SW1, SW2) -5 36 V 2
INTVCC, EXTVCC, (BOOST, SW1), (BOOST2, SW2), PGOOD -0.3 7 V 2
RUN, SS -0.3 6 V 2
PLLIN Voltage -0.3 5.5 V 2
PLLFLTR Voltage -0.3 2.7 V 2
FCB, STBYMD Voltages -0.3 V Upper limit printed as INTVCC (Note 1) 2
ITH, VOSENSE Voltages -0.3 2.4 V 2
Peak Output Current (TG1, TG2, BG1, BG2) 3 A <10µs 2
INTVCC Peak Output Current 40 mA 2
Operating Junction Temperature Range, LTC3780E -40 85 °C LTC3780E grade 2
Storage Temperature Range -65 125 °C 2
Input Voltage Operating Range (VIN) VIN 4 30 V Wide input and output range per Features/Description (36V maximum) 1
Maximum Junction Temperature (TJMAX) TJMAX 125 °C 24-lead SSOP 2
Thermal Resistance, Junction to Ambient (SSOP) θJA 130 °C/W 24-lead SSOP package 2
VOSENSE Feedback Reference Voltage 0.792 0.8 0.808 V ITH = 1.2V, -40°C ≤ T ≤ 85°C (Note 3) 3
IVOSENSE Feedback Pin Input Current IVOSENSE -50 -5 nA Note 3 3
Output Voltage Load Regulation VLOADREG 0.1 0.5 % ΔITH = 1.2V to 0.7V (Note 3) 3
Output Voltage Load Regulation VLOADREG -0.5 -0.1 % ΔITH = 1.2V to 1.8V (Note 3) 3
Reference Voltage Line Regulation VREF(LINEREG) 0.002 0.02 %/V VIN = 4V to 30V, ITH = 1.2V (Note 3) 3
Shutdown Supply Current IQ 55 70 µA VRUN = 0V, VSTBYMD = Open 3
Forced Continuous Threshold VFCB 0.76 0.8 0.84 V 3
Forced Continuous Pin Current IFCB -0.3 -0.18 -0.1 µA VFCB = 0.85V 3
Burst Inhibit (Constant Frequency) Threshold VBINHIBIT 5.3 5.5 V Measured at FCB Pin 3
Undervoltage Reset UVLO 3.8 4 V VIN Falling 3
Feedback Overvoltage Lockout VOVL 0.84 0.86 0.88 V Measured at VOSENSE Pin 3
Start-Up Threshold VSTBYMD(START) 0.4 0.7 V VSTBYMD Rising 3
RUN Pin On Threshold VRUN(ON) 1 1.5 2 V VRUN Rising 4
Soft-Start Charge Current ISS 0.5 1.2 µA VRUN = 2V 4
Maximum Current Sense Threshold (Boost) VSENSE(MAX) 120 160 185 mV Boost: VOSENSE = VREF, 50mV 4
Maximum Current Sense Threshold (Buck) VSENSE(MAX) -150 -110 -95 mV Buck: VOSENSE = VREF, 50mV 4
Internal VCC Voltage VINTVCC 5.7 6 6.3 V 7V < VIN < 30V, VEXTVCC = 5V 4
Internal VCC Load Regulation ΔVLDO(LOADREG) 0.2 2 % ICC = 0mA to 20mA, VEXTVCC = 5V 4
EXTVCC Switchover Voltage VEXTVCC 5.4 5.7 V ICC = 20mA, VEXTVCC Rising 4
EXTVCC Switch Drop Voltage ΔVEXTVCC 150 300 mV ICC = 20mA, VEXTVCC = 6V 4
Nominal Frequency fNOM 260 300 330 kHz VPLLFLTR = 1.2V 4
Lowest Frequency fLOW 170 200 220 kHz VPLLFLTR = 0V 4
Highest Frequency fHIGH 340 400 440 kHz VPLLFLTR = 2.4V 4
PGOOD Upper Threshold ΔVFBH 5.5 7.5 10 % VOSENSE Rising 5
PGOOD Lower Threshold ΔVFBL -5.5 -7.5 -10 % VOSENSE Falling 5
PGOOD Low Voltage VPGL 0.1 0.3 V IPGOOD = 2mA 5
PGOOD Leakage Current IPGOOD -1 1 µA VPGOOD = 5V 5

CAD (KiCad official)

  • Symbol: LTC3780EG#TRPBF
  • Footprint: Package_SO:SSOP-24_5.3x8.2mm_P0.65mm
  • 3D model: SSOP-24-208mil (KiCad packages3D, STEP)
  • 3D model files: ltc3780eg-trpbf-etched.step / ltc3780eg-trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ltc3780eg-trpbf.step / ltc3780eg-trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (30 pp, sha256 5f0df822e83495d3, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF